Parallel Proofs for Parallel Programs

by

Zachary Kincaid

A thesis submitted in conformity with the requirements for the degree of Doctor of Philosophy
Graduate Department of Computer Science
University of Toronto

© Copyright 2016 by Zachary Kincaid
Abstract

Parallel Proofs for Parallel Programs

Zachary Kincaid
Doctor of Philosophy
Graduate Department of Computer Science
University of Toronto
2016

This dissertation addresses the problem of automated reasoning about multi-threaded programs. Multi-threaded programs are notoriously prone to error, making them an attractive target for formal methods which can be used to guarantee that programs satisfy desirable properties. Automated formal methods lift the burden of reasoning about concurrency from software developers onto the shoulders of machines. However, concurrency raises some significant algorithmic challenges for formal methods, particularly in reasoning about complex interactions between threads. This dissertation aims to tame this problem by developing parallel logical foundations for multi-threaded programs.

Classical approaches to reasoning about multi-threaded programs are based on developing clever ways to reason about them as if they were sequential. There are two prototypical examples of this approach: the interleaving model and the thread-modular model. In the interleaving model, a multi-threaded program is compiled into a sequential program that interleaves the behaviour of all threads, after which we may reason about the program using classical techniques for sequential programs. In the thread-modular model, we reason about each thread independently as a sequential program, subject to side-conditions that enforce that the reasoning about each thread is robust under interference from the others.

This dissertation takes a different tack: rather than devise a way to apply sequential reasoning to multi-threaded programs, we develop foundations for reasoning about parallelism directly. On these foundations, we build static analysis and software model checking algorithms for verifying and refuting properties of multi-threaded programs. We show that direct and explicit representation of parallelism enables tractable and precise automated reasoning.
Acknowledgements

I had a wonderful time in my Ph.D. I was not in a great hurry to graduate. I have many people to thank (or perhaps, to blame) for this.

First I would like to thank my advisor, Azadeh Farzan. Azadeh has been tremendously supportive throughout my studies, and has opened countless doors for me in the research community. She taught me how to write and that it doesn’t matter how good a paper is if no one reads it. Azadeh gave me a great deal of latitude to explore while also being deeply involved in my research. I am enormously grateful to have had her as my advisor.

I was fortunate to have supportive and kind committee members in Marsha Chechik and Eric Hehner. My thanks also go to Sheila McIlraith and Ranjit Jhala for taking the time to review my thesis and provide helpful feedback.

I am grateful that I had the opportunity to collaborate with some brilliant researchers over the past several years: Aws Albarghouthi, Josh Berdine, Swarat Chaudhuri, Marsha Chechik, Byron Cook, Azadeh Farzan, Sumit Gulwani, Arie Gurfinkel, Masami Ito, Lila Kari, Yi Li, Andreas Podelski, and ShinnoSuhe Seki. Thank you for doing all the work.

Andreas Podelski is a co-author of much of the work that went into this thesis. I feel very fortunate to have had Andreas as a mentor and collaborator. Andreas taught me the importance of distilling a research project down to that one essential idea. He often reminds me that one should not take things so seriously – research is supposed to be fun!

My thanks go to Swarat Chaudhuri for being a great advocate. Working with Swarat is always stimulating – his enthusiasm for research is infectious.

I’d like to thank my cohort in the SE group at UofT: Aws Albarghouthi, Michalis Famelis, and Alicia Grubb. I have had the pleasure of working with Aws on several occasions, and I hope there are many more to come. He is a great research partner and a great friend. I’d also like to thank Rick Salay for the years of interesting discussions following our joint curiosity. It was always a welcome break from research to explore new topics with Rick.

I learned a lot from working with Byron Cook and Josh Berdine at Microsoft Research Cambridge. Thank you Byron for hosting my stay, and thank you Josh for lending your tremendous brain to our project.

Lila Kari gave me my first opportunity to do research. My experience with Lila and ShinnoSuhe Seki convinced me that research was something I wanted in my future. I’d like to thank Tim Teitelbaum and Michael McDougall for responding to an unsolicited email from a second year undergrad looking for a summer job. My exposure to static analysis at GrammaTech was a formative experience. It was at GrammaTech that I first learned about program dependence graphs, which inspired my interest in data-flow based program representations.

I’d like to thank my family – Mom, Dad, Stefan, Brianna, and Will – for being with me along every step of my academic journey. Thank you for your encouragement and always showing an interest in my research (particularly, asking “have you finished your thesis yet?”) Finally, the answer is yes.

To my wife Leah, I dedicate this thesis. Thank you for being my partner in all things. Thank you for celebrating with me when my research is going well and encouraging me when it isn’t. Thank you for making sure that I survive paper deadlines. Thank you for everything.
# Contents

## I Prologue

1 Introduction

1.1 Automated Verification ................................. 2
1.2 The Problem with Concurrency .......................... 4
  1.2.1 Logics for Concurrency ............................ 4
  1.2.2 Semantics of Concurrency .......................... 5
1.3 My thesis ............................................. 6
1.4 Organization of this Dissertation ....................... 6

## II Background

2.1 Preliminaries & Notation ............................... 8
2.2 Program Model .......................................... 9

## III Static Analysis

3 Data Flow Graphs ................................. 16

3.1 Overview ........................................... 16
3.2 Data flow graphs ..................................... 19
3.3 Generating invariants with DFGs ....................... 21
3.4 Interference analysis .................................. 23
  3.4.1 Inferring data flow edges ........................ 26
3.5 Iterative coarsening .................................. 27
3.6 Discussion .......................................... 29
  3.6.1 Relational abstract domains ....................... 29
  3.6.2 Efficient implementation of interference analysis 30
3.7 Experiments ......................................... 31
  3.7.1 Implementation .................................. 32
  3.7.2 Evaluation ...................................... 32
3.8 Related Work ......................................... 34

## III Software Model Checking

4 Inductive Data Flow Graphs .......................... 41
4.1 Overview ................................................................. 41
4.2 Inductive Data Flow Graphs (iDFGs) ............................. 43
4.3 Checking iDFGs ...................................................... 45
  4.3.1 Recognizing iDFG languages .................................. 46
  4.3.2 Recognizing error traces ....................................... 47
  4.3.3 Mechanical verification of iDFG proofs ...................... 48
4.4 Succinctness of iDFGs .............................................. 48
4.5 Verification Algorithm ............................................. 53
  4.5.1 Constructing an iDFG from a trace ........................... 54
  4.5.2 Merging iDFGs .................................................. 55
  4.5.3 Putting it all together .......................................... 58
4.6 Related work ....................................................... 58

5 Proof Spaces .......................... 61
  5.1 Overview ............................................................. 61
  5.2 Proof spaces ....................................................... 63
    5.2.1 Motivating Example .......................................... 65
  5.3 Proof checking .................................................... 69
    5.3.1 Predicate automata ......................................... 70
    5.3.2 Recognizing error traces .................................... 73
    5.3.3 Recognizing proof space languages ......................... 74
    5.3.4 Mechanical verification of proof spaces ................... 75
    5.3.5 Decidability results ........................................ 78
    5.3.6 Certificates for Emptiness .................................. 83
  5.4 Completeness ..................................................... 85
  5.5 Verification algorithm ........................................... 89
  5.6 Related work ..................................................... 90

IV Epilogue ......................................................... 93

6 Conclusion .......................................................... 94
  6.1 Summary .......................................................... 94
  6.2 Retrospective .................................................... 95

7 Future work ......................................................... 96

Bibliography ............................................................ 99
Part I

Prologue
Chapter 1

Introduction

The demand for reliable, efficient, and secure multi-threaded software is large and it is growing. Some problems, for example those that involve interacting with physical systems, intrinsically require multi-threaded solutions. Even for problems that do not require multi-threading, it is often desirable to use multi-threading to reap the benefits of multi-core processors. Despite its prominence in modern software, multi-threading remains a serious obstacle to developing reliable software: faults due to concurrency are difficult to find, to debug, and even to reproduce. One promising direction is to look to automation for help in meeting demand for reliable multi-threaded software.

The field of program analysis is concerned with developing algorithmic techniques to answer questions about program behaviour, such as can an expression be safely hoisted out of a loop?, or what are the possible values of a given variable at a given point?, or is it possible for a given buffer access to overflow? The most widespread use of program analysis is in compilers, where program analysis is used to prove safety of optimizations and to prove absence of certain types of bugs such as type errors and uninitialized variables. Automated verification, in which algorithms prove that programs satisfy correctness properties, is an active area of research that has also begun to enjoy success in industry. The great promise of automated verification is that some of the effort of ensuring reliability of software can be delegated to a machine.

Unfortunately, the same things that make it difficult to build and test multi-threaded software make it difficult to analyze algorithmically. As a result, techniques for analyzing multi-threaded programs are relatively less developed than techniques for sequential programs. This dissertation takes a step forwards in this direction by developing algorithmic techniques for finding and proving the absence of faults in multi-threaded software.

1.1 Automated Verification

In this dissertation, we are interested in algorithms for answering verification problems of the form do all executions of the program satisfy some property X? For example, do all executions to a given point end in a state where a given assertion holds?, or does there exist an execution that ends at a given point? (equivalently, do all executions avoid a given point?) Any such property can be either verified – shown to hold on every execution, or refuted – shown to not hold in some execution.

It is an easy corollary of the undecidability of the halting problem [Turing, 1936] that there is no
terminating algorithm that, given an arbitrary program and a verification problem, either verifies the property or refutes it. Worse still, we cannot even hope that there is an interesting sub-class of program properties that are decidable, because the halting problem can be reduced to any non-trivial decision problem regarding program behaviour [Rice, 1953]. To make progress on the goal of automated verification, we must relax what we expect of a verification algorithm.

Suppose we have a hypothetical procedure \( A(P, \varphi) \) that, given a program \( P \) and a property \( \varphi \), returns either “yes” (\( P \) satisfies \( \varphi \)) or “no” (it does not). We may call \( A \) an automated verification procedure if it is sound for verification: whenever \( A(P, \varphi) \) returns “yes”, then \( P \) satisfies \( \varphi \). Clearly, this is an obtainable desideratum: a procedure that simply returns “no” for every input is (even if it is not particularly useful) sound for verification. This trivial procedure returns the correct answer when \( P \) does not satisfy \( \varphi \), but the wrong answer when it does – such a wrong answer is called a false alarm.

If \( A \) does not produce false alarms, it is called sound for refutation. A trivial argument (as the one above) shows that refutation-soundness is obtainable. In fact, it is possible to obtain procedures that are complete for refutation: if \( P \) fails to satisfy \( \varphi \), then \( A(P, \varphi) \) returns “no.” However, the fact that the verification problem is undecidable precludes any terminating procedure from being sound and complete for refutation.

There are two schools of automated verification: static analysis and software model checking. The essential difference between the two is which desiderata is relaxed:

- Static analysis encompasses techniques that are terminating and sound for verification, but unsound for refutation. Compilers make heavy use of static analysis – for example, to answer queries of the form is it safe to perform this optimization? Static analysis is used in situations where false alarms can be tolerated (e.g., the compiler simply fails to perform a safe optimization), but non-termination cannot be (a sub-optimal program is better than one that does not compile).

Static analysis is also the basis of several commercial bug-finding tools, where false alarms are poorly tolerated, but this concern is trumped by efficiency and scalability considerations (“If the tool can’t check a system, file, code path, or given property, then it won’t find bugs in it.” [Bessey et al., 2010]).

- Software model checking encompasses techniques that are sound for verification and refutation, but that do not necessarily terminate. A salient advantage of software model checkers is that they do not suffer from false alarms. False alarms are problematic because they require manual effort to classify bug reports as either real bugs or false alarms. The practical result is that bug reports are often mis-classified and subsequently ignored: [Dillig et al., 2012] reports a user study in which over 50% of bug reports were mis-classified, and [Bessey et al., 2010] reports a number of anecdotes from experience employing static analysis commercially.

Another advantage of software model checking techniques is that, should a property fail to hold, they are often able to produce a counter-example that witnesses its failure. Such a counter-example can be valuable for diagnosing the source of the fault.

Each school of automated verification has its associated strengths and weaknesses and there are settings in which one or the other is more appropriate. Moreover, the schools can benefit from cross-fertilization of ideas. This dissertation makes contributions to both schools.
1.2 The Problem with Concurrency

Multi-threaded programs are an attractive target for automated verification, in part because they are poorly suited to testing, the conventional method for increasing reliability of software systems. The problem with testing concurrent programs is that the scheduler may (in principle) interleave thread executions in an arbitrary order, yielding highly nondeterministic behaviour. As a result, the success of finding a bug in a multi-threaded program using testing relies not only on being able to find the right inputs, but also getting the right schedule (which the test designer has little control over). Even if testing successfully uncovers a bug, it may be difficult to reproduce because running the program again with the same input may yield different behaviour. Such bugs may also be difficult to debug, since attaching a debugger to a process affects scheduler behaviour, and may even cause bugs to disappear (earning these bugs the moniker Heisenbugs).

Automated verification is a promising way to increase the reliability of multi-threaded programs because it is not subject to the whims of a scheduler: a verifier accounts for all possible behaviours of the scheduler and always gives consistent answer. However, the theoretical appeal of using an automated verifier for multi-threaded programs is diminished by the practical reality of building one. The (already undecidable) verification problem is complicated by the fact that the verifier must account for all possible behaviours of the scheduler.

Automated verification is built on the foundation of program logics and semantics. In the following we will relate a brief history of work on program logics and semantics aimed at tackling the problem of reasoning about concurrency.

1.2.1 Logics for Concurrency

Shortly after Floyd’s seminal paper on reasoning about sequential programs [Floyd, 1967], Ashcroft and Manna introduced the first logic designed for reasoning about multi-threaded programs [Ashcroft and Manna, 1970]. Ashcroft and Manna’s logic adapts Floyd’s logic to multi-threaded systems by reasoning about the combined behaviour of all threads as a sequential program. Ashcroft and Manna’s logic is appealing from the perspective of automated reasoning because techniques developed for sequential programs carry over directly to the multi-threaded case. The price paid is that the size of the sequential program that represents the interleaved behaviour of $N$ threads is exponential in $N$.

To get an idea for the cosmic proportions of complexity blow-up due to concurrency, consider a fairly modest-sized multi-threaded program: say that there are 1000 lines of code, executed simultaneously by 10 threads. Calculation ($1000^{10} = 10^{30}$) reveals that there are more control states in this program than there are stars in the universe (at the European Space Agency’s estimation of $10^{24}$ stars [ESA, 2014]).

The next major development in program logics for concurrency was the discovery of thread-modular logics [Owicki and Gries, 1976, Jones, 1981]. Rather than reason about the combined behaviour of all threads as a sequential program, thread-modular logics reason about each thread individually as if it were executing in isolation. Developing a proof in a thread-modular logic can be seen as a two-step process. The first step is to derive a correctness proof for each thread (in the style of Hoare logic [Hoare, 1969]). The second step is to show that the proofs are robust in the sense that the execution of one thread does not violate the assertions in the correctness proof of another. This type of reasoning works well for programs in which threads have limited interaction, but becomes burdensome if there are sophisticated communication patterns between threads. Coping with such communication patterns...
requires introducing auxiliary variables that store historical information about the program’s execution to maintain the fiction that threads do not interfere with each other. Human provers are able to make elegant use of this idea, but it is poorly suited for machine provers: introducing auxiliary variables requires creativity that machines do not possess.

Techniques for automated reasoning about multi-threaded programs can trace their roots to one of the two logics above. Thus, existing techniques for reasoning about multi-threaded programs all have one thing in common: they reason about multi-threaded programs by somehow reasoning about sequential behaviour.

1.2.2 Semantics of Concurrency

A great deal of research has gone into developing a precise formal understanding of the behaviour of concurrent systems. The topic addressed by concurrency semantics defining exactly what behaviour means. Semantic models are necessary for developing the meta-theory of logics for reasoning about concurrent programs (when is a logic sound or complete?). In some cases, semantic models of concurrent systems are even useful as computational objects that can be analyzed algorithmically [Clarke et al., 1983]. A number of different models of concurrency have been developed. The most fundamental divide among these models is whether the behaviour of a concurrent system is interleaved or truly concurrent.

In an interleaving model, a behaviour of a concurrent system is identified with a sequence that interleaves the behaviour of all threads [Hoare, 1978]. This is a simple and convenient model, and this dissertation will appeal to the interleaving model throughout to make correctness arguments. However, there is a sense in which the interleaving model is over-specified. For example, consider two interleaved behaviours \( x := 0; y := 0 \) and \( y := 0; x := 0 \). These behaviours are indistinguishable (in the sense that a program the executes either ends in the same state), and yet are distinct in the interleaving model. In the context of automated reasoning, this problem is manifested in the fact that there is a large number of interleaved behaviours of a concurrent system, all of which must be verified in order to verify a property of interest.

The fact that the interleaving model allows one to distinguish between equivalent behaviours suggests that the interleaving model is an approximation of the “true” behaviour of a concurrent system. In an interleaved execution, one may distinguish between accidental ordering of events (the scheduler executed \( a \) before \( b \)) and causal ordering (the execution of \( b \) depends on \( a \) having been executed previously). Models of true concurrency represent only the latter. Besides the philosophical appeal, true concurrency has practical implications for algorithmic verification, because true concurrency models have fewer behaviours. A simple model of true concurrency is Mazurkiewicz’s trace model [Mazurkiewicz, 1986]. The idea behind this model is that independent events (such as \( x := 0 \) and \( y := 0 \) above) commute in any interleaving. An equivalence relation between interleavings can be defined so that two interleavings are equivalent if they differ only in the ordering of commuting events. A trace is an equivalence class of interleavings under this equivalence relation.

Interleaved traces and Mazurkiewicz traces are both linear time, behavioural models: the model defines executions of a system over one timeline. Branching time models define executions over possible timelines. Like linear-time models, branching time models come in both interleaving (computation trees [Clarke and Emerson, 1982]) and truly concurrent (event structures and Petri net unfoldings [Nielsen et al., 1981]) variants. In the scope of this dissertation, we will be interested only in non-reachability properties, which makes (simpler) linear-time models more appropriate. A system-level
model (as opposed to a behaviour-level model) defines a concurrent system, rather than one of its executions. Control flow graphs are the canonical interleaved system-level model, and truly concurrent systems include Petri nets [Petri, 1962] and process networks [Kahn, 1974].

1.3 My thesis

This dissertation demonstrates the thesis that tractable and precise algorithmic verification techniques can be built on a foundation that explicitly represents parallelism. We propose truly concurrent logics for reasoning about concurrent systems. More concretely,

- Data flow graphs can be used as a foundation for static analysis for multi-threaded programs. Data flow graphs were originally developed to expose instruction-level parallelism in sequential programs for the purpose of automatic parallelization (i.e., transforming the program to introduce parallelism to speed up computations). In Part II of this dissertation, data flow graphs are re-purposed to generate invariants for multi-threaded programs. The key idea is that the same structure that exposes parallelism in sequential programs can be used to retain parallelism in multi-threaded programs, and therefore act as a succinct and precise program representation.

The claims of tractability and precision are demonstrated experimentally: an implementation of the techniques described in Part II is shown to have low memory and time requirements and an acceptably low (less than 30%) false alarm rate on a suite of device drivers.

- Trace-theoretic verification techniques can be used as a foundation software model checking for multi-threaded programs. The essential idea is to treat the verification problem as a language learning problem: the program consists of a set of traces, and the goal is to learn a language that contains all the program traces, but no traces that violate a given property. The learning approach separates the problem into two sub-problems: constructing a proof from examples, and checking that the proof is complete. Since the example traces are sequential, proof construction may re-use sequential verification techniques (e.g., Craig interpolation [McMillan, 2006]). Proof checking is an automata-theoretic problem that may re-use techniques from finite-state model checking (e.g., partial order reduction [Peled, 1993]).

The claim of tractability is demonstrated analytically via a succinctness theorem (Section 4.4) that shows that inductive data flow graphs are small in a technical sense. We demonstrate precision by proving relative completeness results that establish the expressivity of the proof systems (Sections 4.4, 5.4).

1.4 Organization of this Dissertation

This dissertation is divided into four parts. Part I introduces the definitions and notation that will be used in the remainder of the manuscript. Parts II and III comprise the technical core of the dissertation. Part II presents techniques for static analysis of multi-threaded programs.

- Chapter 3 presents a method for generating invariants for multi-threaded programs based on data flow graphs. The material in this chapter is based on [Farzan and Kincaid, 2012].
Part III presents techniques for *software model checking* of multi-threaded programs. It is divided into two chapters:

- Chapter 4 presents *inductive data flow graphs*, a proof system that shares some of the key insights of data flow graphs. While data flow graphs represent parallelism in programs, *inductive data flow graphs* represent parallelism in proofs. The material in this chapter is based on [Farzan et al., 2013].

- Chapter 5 presents *proof spaces*, which may be thought of as a generalization of inductive data flow graphs to handle programs with infinitely many threads. The material in this chapter is based on [Farzan et al., 2015].

Finally, Part IV concludes with a discussion of the contributions of the dissertation (Chapter 6) and work that remains to be done (Chapter 7).
Chapter 2

Background

This chapter provides the prerequisite definitions required to put what follows on rigorous footing. Most of the terminology and notation is standard, but is defined for reference in Section 2.1. Section 2.2 defines PLIP (Parallel Linear Integer Programs), a model for parallel programs with shared memory that will be used throughout.

2.1 Preliminaries & Notation

Our notation is summarized in Figure 2.1. The symbol \( \doteq \) denotes definitional equality (“is equal to by definition”). We use \( \lambda \)-notation to define anonymous functions (e.g., \( \lambda x.x + 1 \) denotes the successor function which maps each integer \( x \) to \( x + 1 \)). \( \mathbb{Z} \) denotes the set of integers. \( \mathbb{B} \) denotes the set of Boolean values \{true, false\}. Given a set \( A \), \(|A|\) denotes the cardinality of \( A \), \( 2^A \) denotes the powerset of \( A \), and \( A^* \) denotes the set of sequences over \( A \), including the empty sequence which is denoted by \( \epsilon \). For a sequence \( \pi \), we use \(|\pi|\) to denote the length of \( \pi \). For two sequences \( \pi \) and \( \pi' \), we use their juxtaposition \( \pi \pi' \) to denote the concatenation of \( \pi \) and \( \pi' \). For sets of sequences \( L,L' \subseteq A^* \) (“languages”) over a set \( A \), we use \( L \cdot L' \doteq \{ \pi \pi' : \pi \in L \land \pi' \in L' \} \) to denote their point-wise concatenation.

Given a map \( f : X \to Y \) and elements \( x \in X \) and \( y \in Y \), \( f[x \leftarrow y] \) denotes the function which maps \( x \) to \( y \) and every \( z \in X \setminus \{x\} \) to \( f(z) \):

\[
\lambda z. \text{if } x = z \text{ then } y \text{ else } f(z).
\]

First-order logic is used throughout this dissertation. For simplicity, we will fix linear integer arithmetic as a base language for describing both programs and their properties. The syntax of linear integer arithmetic terms and formulas is given in Figure 2.2. These definitions are parameterized by a syntactic category of variables \((V)\), which allows us to re-use them for several purposes. The semantics of linear integer arithmetic terms is given by an evaluation function \( T[f](M) \), which maps a term \( t \in \text{Term}(V) \) (for some set of variables \( V \)) and a valuation \( M : V \to \mathbb{Z} \) to \( t \)'s interpretation in \( M \). The semantics of formulas is given by a satisfaction relation \( M \models \varphi \), which holds if the formula \( \varphi \) is true when interpreted over the valuation \( M \). The semantics of linear integer arithmetic is defined formally in Figure 2.3.

We use the notation \([x \mapsto t] \) to denote a substitution that replaces the variable \( x \) with the term \( t \) and generalize the notation to parallel substitutions in the standard way (e.g., \([x_1 \mapsto t_1, x_2 \mapsto t_2] \) denotes the simultaneous substitution of \( t_1 \) for \( x_1 \) and \( t_2 \) for \( x_2 \), and \([V \mapsto V'] \) denotes the substitution which maps
Chapter 2. Background

9

\[ x \in V \] every variable \( x \in V \) to a “primed” copy \( x' \in V' \). The application of a substitution \( S \) to a formula \( \varphi \) (or a term \( t \)) is denoted \( \varphi[S] \) (respectively \( t[S] \)).

2.2 Program Model

We formalize a multi-threaded imperative programming language, PLIP. This model makes a number of simplifying assumptions that will make it easier to describe the key contributions of the dissertation, without the complications involved in analyzing a fully-featured programming language.

The syntax of PLIP is defined in Figure 2.4. A PLIP program consists of a sequential program (a “thread template”) which is executed in parallel by some set of threads. Formally, a PLIP program is

\[ M \in \text{Valuation}(V) = V \to Z \]

\begin{align*}
\text{Term semantics} & : \text{Term}(V) \to \text{Valuation}(V) \to Z \\
\mathcal{T} \cdot (\cdot) & : \text{Term}(V) \to \text{Valuation}(V) \to Z \\
\mathcal{T}[n](M) & \triangleq n \\
\mathcal{T}[x](M) & \triangleq M(x) \\
\mathcal{T}[t + t'](M) & \triangleq \mathcal{T}[s](M) + \mathcal{T}[t'](M) \\
\mathcal{T}[n \times t](M) & \triangleq n \times \mathcal{T}[t](M)
\end{align*}

\begin{align*}
\text{Formula semantics} & : \text{Valuation}(V) \to \text{Formula}(V) \to \mathbb{B} \\
\cdot |= & : \text{Valuation}(V) \to \text{Formula}(V) \to \mathbb{B} \\
M |= t < t' & \iff \mathcal{T}[t](M) < \mathcal{T}[t'](M) \\
M |= t = t' & \iff \mathcal{T}[t](M) = \mathcal{T}[t'](M) \\
M |= \varphi \land \psi & \iff M |= \varphi \land M |= \psi \\
M |= \varphi \lor \psi & \iff M |= \varphi \lor M |= \psi
\end{align*}

Figure 2.3: Semantics of linear integer arithmetic.
Chapter 2. Background

10

defined to be a quadruple \( P = \langle \text{Loc}, \Sigma, \ell_{\text{init}}, N \rangle \). \text{Loc} is a set of control locations, which specifies the values that a thread’s program counter may take. \( \Sigma \subseteq \text{Loc} \times \text{Instr} \times \text{Loc} \) is a set of commands: a command \( \langle \ell, \text{instr}, \ell' \rangle \) indicates that a thread may execute the instruction instr to transition from \( \ell \) to \( \ell' \). \( \ell_{\text{init}} \in \text{Loc} \) is an initial location, which specifies where each thread begins. Finally, \( N \) is a nonempty (possibly infinite) set of thread identifiers, which specifies the set of threads that execute the thread template in parallel. Each PLIP instruction \( \text{instr} \in \text{Instr} \) (Figure 2.5) is either a deterministic assignment \( x := t \), a nondeterministic assignment \( x := \ast \) (which assigns \( x \) an arbitrary value), a guard \( [\varphi] \) (which does not change the program state but is blocked unless the formula \( \varphi \) holds), or an atomic block \( \text{atomic}\{\text{instr}_1; \ldots; \text{instr}_k\} \) consisting of a sequence of instructions that are executed as a single unit. The syntactic category \text{Var} of variables is partitioned into a category of global variables \text{GV} (which are shared by all threads) and a category \text{LV} of local variables (which are not shared).

Explicit synchronization instructions (such as locking instructions) are notably absent from this program model. Instead, threads may communicate through global memory. For example, locking can be encoded in PLIP with a global variable (say \( \text{lock} \)) which is 0 when the lock is free and 1 when it is held: \( \text{acquire}\{\text{lock}\} \) is encoded as \( \text{atomic}\{[\text{lock} = 0]; \text{lock} := 1\} \), and \( \text{release}\{\text{lock}\} \) as \( \text{lock} := 0 \). Explicit control flow instruction are also absent from PLIP, since control flow is encoded into the graphical structure of the thread template. Also note that threads do not have programmatic access to their identifiers (however, threads can be instrumented with code that assigns each one a unique identifier, for example beginning each thread with \( \text{atomic}\{\text{my_id} := \text{max_id}; \text{max_id} := \text{max_id} + 1\} \), where \text{my_id} is a local variable and \text{max_id} is a global).

Figure 2.6 gives a concrete example of a thread template for a PLIP program \( P = \langle \text{Loc}, \Sigma, \ell_{\text{init}}, N \rangle \) alongside a textual description (written in an unspecified imperative programming language meant to be understood informally). The set of locations \text{Loc} corresponds to the vertices of the graph, and the set of commands \( \Sigma \) the edges. Notice that the conditional branching in the loop is encoded as branch between two guards in the thread template, and that the assertion is encoded as a guarded branch to an error location. Supposing that the set of threads \( N \cong \mathbb{N} \) is identified with the natural numbers, \( P \) is the program wherein there are infinitely threads, each of which executes the the code shown in the figure.

The operational semantics of PLIP programs is defined in Figure 2.7. Let \( P = \langle \text{Loc}, \Sigma, \ell_{\text{init}}, N \rangle \) be a PLIP program. A state of \( P \) is a pair \( \langle \rho, \text{loc} \rangle \) consisting of a store \( \rho \) which gives an interpretation to each variable and a control assignment \( \text{loc} \) which gives a location to each thread. Each thread \( i \in N \) has a distinct copy of each local variable \( x \), which we write as \( x(i) \) (an “indexed local variable”). We use \( \text{LV}(N) \) to denote the set of indexed local variables. A store \( \rho : (\text{GV} \cup \text{LV}(N)) \rightarrow \mathbb{Z} \) is defined to be a valuation over the set of global and indexed local variables. A state \( \langle \rho, \text{loc} \rangle \) is initial if for all \( i \in N \), \( \text{loc}(i) = \ell_{\text{init}} \). We define \( \text{loc}_{\text{init}} : N \rightarrow \text{Loc} \) to be the function such that \( \text{loc}_{\text{init}}(i) = \ell_{\text{init}} \) for all \( i \in N \) (so that a state \( \langle \rho, \text{loc} \rangle \) is initial if and only if \( \text{loc} = \text{loc}_{\text{init}} \)). We write \( \langle \rho, \text{loc} \rangle \stackrel{[\sigma_1]}{\rightarrow} \langle \rho', \text{loc}' \rangle \) to denote that the program may transition from the state \( \langle \rho, \text{loc} \rangle \) to the state \( \langle \rho', \text{loc}' \rangle \) by thread \( i \) executing the command \( \sigma \).

A trace \( \tau = \langle \sigma_1 : i_1 \rangle \cdots \langle \sigma_n : i_n \rangle \in \Sigma(N)^* \) of \( P \) is sequence of indexed commands. We write \( s \xrightarrow{\tau} s' \) if there exists a sequence of states \( s_0, \ldots, s_n \) such that

\[
s = s_0 \xrightarrow{\langle \sigma_1 : i_1 \rangle} s_1 \cdots s_{n-1} \xrightarrow{\langle \sigma_n : i_n \rangle} s_n = s'.
\]

A trace \( \tau \) is feasible if there exists states \( s_0, s \in \text{State} \) such that \( s_0 \) is initial and \( s_0 \xrightarrow{\tau} s \). Otherwise, \( \tau \) is
Chapter 2. Background

PLIP Program

\[ P = \langle \text{Loc}, \Sigma, \ell_{\text{init}}, N \rangle \]

- \( \ell \in \text{Loc} \)  
- \( \sigma \in \Sigma \subseteq \text{Loc} \times \text{Instr} \times \text{Loc} \)  
- \( \ell_{\text{init}} \in \text{Loc} \)  
- \( i \in N \)  
- \( \text{GV} \) (Global variables)  
- \( \text{LV} \) (Local variables)  
- \( x \in \text{Var} \triangleq \text{GV} \cup \text{LV} \)

Figure 2.4: Syntax of PLIP.

Infeasible. For example, the sequence

\[
\langle (\ell_{\text{init}}, \text{tmp} := \text{count}, \ell_1) : 1 \rangle \langle (\ell_1, \text{tmp} > 0, \ell_2) : 1 \rangle \langle (\ell_2, \text{count} := \text{tmp} - 1, \ell_3) : 1 \rangle \langle (\ell_{\text{init}}, \text{tmp} := \text{count}, \ell_1) : 2 \rangle
\]

is a feasible trace of the program in Figure 2.6 involving two threads 1 and 2. On the other hand,

\[
\langle (\ell_{\text{init}}, \text{tmp} := \text{count}, \ell_1) : 1 \rangle \langle (\ell_1, \text{tmp} > 0, \ell_2) : 1 \rangle \langle (\ell_2, \text{count} := \text{tmp} - 1, \ell_3) : 1 \rangle \langle (\ell_{\text{init}}, \text{count} < 0, \ell_{\text{err}}) : 1 \rangle
\]

is an infeasible trace (the last command cannot be executed, because thread 1 is at \( \ell_3 \)), as is

\[
\langle (\ell_{\text{init}}, \text{tmp} := \text{count}, \ell_1) : 1 \rangle \langle (\ell_1, \text{tmp} > 0, \ell_2) : 1 \rangle \langle (\ell_2, \text{count} := \text{tmp} - 1, \ell_3) : 1 \rangle \langle (\ell_{\text{init}}, \text{count} < 0, \ell_{\text{err}}) : 1 \rangle
\]

(because the guard of the last command cannot be satisfied). For brevity, when we write traces in the following we will typically omit the explicit source and destination control locations from commands. For any command \( \sigma = (\ell, \text{instr}, \ell') \) we use \( \text{src}(\sigma) \) to denote \( \sigma \)'s source location \( \ell \) and \( \text{tgt}(\sigma) \) to denote \( \sigma \)'s target location \( \ell' \). Given a thread \( i \), we extend the target function to a trace \( \tau \) by defining

\[
\text{tgt}(\epsilon, i) = \ell_{\text{init}}
\]

\[
\text{tgt}(\tau(\sigma : j), i) = \begin{cases} 
\text{tgt}(\sigma) & \text{if } i = j \\
\text{tgt}(\tau, i) & \text{otherwise}
\end{cases}
\]

Supposing that thread \( i \) begins at the initial location \( \ell_{\text{init}} \), then \( \text{tgt}(\tau, i) \) is the location that thread \( i \) after executing \( \tau \). The set of program traces \( L(P) \) of \( P \) are the set of traces which form interleaved paths in the control flow graph. Formally, \( L(P) \) is the smallest set which satisfies the following: (1) \( \epsilon \in L(P) \), (2), if \( \tau \in L(P) \) and \( \text{tgt}(\tau, i) = \text{src}(\sigma) \), then \( \tau(\sigma : i) \in L(P) \). Every feasible trace is a program trace, but not every program trace is necessarily feasible.

A state \( s \) is reachable if there is an initial state \( s_0 \) and a trace \( \tau \) such that \( s_0 \xrightarrow{\tau} s \). A formula \( \varphi \) is an invariant if it is satisfied by all reachable states.

**Thread stores** Thread \( i \) can read and write its own local variables and all global variables, but the locals of other threads are hidden. It will sometimes be useful to refer to the portion of a store \( \rho \) which is accessible from a distinguished thread \( i \), called \( i \)'s thread store. Formally, this is captured by the definition

\[
\rho^{[i]} \triangleq \lambda x : \text{Var}. \text{if } x \in \text{GV} \text{ then } \rho(x) \text{ else } \rho(x(i))
\]
Assign
\[ x \in \text{Var} \quad t : \text{Term(Var)} \]
\[ x := t : \text{Instr} \]

Havoc
\[ x \in \text{Var} \]
\[ x := * : \text{Instr} \]

Assume
\[ \varphi : \text{Formula(Var)} \]
\[ [\varphi] : \text{Instr} \]

Atomic
\[ \text{atomic} \{ \text{instr}_1; \ldots; \text{instr}_k \} : \text{Instr} \]
\[ \text{instr}_1 : \text{Instr} \quad \ldots \quad \text{inir}_k : \text{Instr} \]

Figure 2.5: Syntax of PLIP instructions.

\[
\begin{array}{c}
\ell_{\text{init}} \\
\text{global count} \quad \text{local tmp} \\
tmp := \text{count} \\
\ell_1 \quad \text{[tmp <= 0]} \rightarrow \ell_4 \\
\ell_2 \quad \text{[tmp > 0]} \rightarrow \ell_3 \\
\ell_3 \quad \text{[count < 0]} \rightarrow \ell_{\text{err}} \\
\ell_4 \\
\end{array}
\]

(a) Program text.  
(b) Thread template.

Figure 2.6: A sample PLIP program.

which is a valuation \(\rho_i^{[1]} : \text{Var} \rightarrow \mathbb{Z}\) that interprets each global variable as in \(\rho\), and each local variable as thread \(i\)’s copy.

**Hoare triples** A Hoare triple \(\{\varphi\} \tau \{\psi\}\) consists of a precondition \(\varphi \in \text{Formula}(\text{GV} \cup \text{LV}(N))\), a trace \(\tau \in \Sigma(N)^*\), and a post-condition \(\psi \in \text{Formula}(\text{GV} \cup \text{LV}(N))\). We say that a Hoare triple \(\{\varphi\} \tau \{\psi\}\) is valid if for all program states \(\langle \rho, \text{loc} \rangle, \langle \rho', \text{loc}' \rangle \in \text{State}\) such that \(\langle \rho, \text{loc} \rangle \xrightarrow{\tau} \langle \rho', \text{loc}' \rangle\) and \(\rho \models \varphi\), we have \(\rho' \models \psi\).

**Transition formulas** It will sometimes be useful to represent the action of an instruction by a transition formula \(\varphi \in \text{Formula}(\text{Var} \cup \text{Var}')\) over the set of global and local variables and their primed copies (representing the values of the variables in the pre- and post-state of the transition, respectively).
Chapter 2. Background

Semantic domains

<table>
<thead>
<tr>
<th>$\text{LV}(N)$</th>
<th>${x(i) : x \in \text{LV}, i \in N}$</th>
<th>Indexed local variables</th>
</tr>
</thead>
<tbody>
<tr>
<td>$\rho \in \text{Store}$</td>
<td>$(\text{GV} \cup \text{LV}(N)) \rightarrow \mathbb{Z}$</td>
<td>Stores</td>
</tr>
<tr>
<td>$\text{loc} \in \text{ControlState}$</td>
<td>$\text{Loc}^N$</td>
<td>Control states</td>
</tr>
<tr>
<td>$s = \langle \rho, \text{loc} \rangle \in \text{State}$</td>
<td>$\text{Store} \times \text{ControlState}$</td>
<td>States</td>
</tr>
<tr>
<td>$(\sigma : i) \in \Sigma(N)$</td>
<td>$\Sigma \times N$</td>
<td>Indexed commands</td>
</tr>
<tr>
<td>$\tau \in \Sigma(N)^*$</td>
<td>$\Sigma$</td>
<td>Traces</td>
</tr>
<tr>
<td>$ts \in \text{ThreadStore}$</td>
<td>$\text{Valuation}(\text{GV} \cup \text{LV})$</td>
<td>Thread store</td>
</tr>
<tr>
<td>$\rho[i]$</td>
<td>$\lambda x : \text{GV} \cup \text{LV}. \text{if } x \in \text{GV} \text{ then } \rho(x) \text{ else } \rho(x(i))$</td>
<td></td>
</tr>
</tbody>
</table>

Instruction semantics

$$\text{I}[[\varphi]]_1 \triangleq \{\langle \rho, \rho \rangle : \rho[i] = \varphi\}$$

$$\text{I}[x \ := \ t]_1 \triangleq \begin{cases} \{\langle \rho, \rho(x \leftarrow T[t](\rho[i]))\rangle\} & \text{if } x \in \text{GV} \\ \{\langle \rho, \rho(x(1) \leftarrow T[t](\rho[i]))\rangle\} & \text{if } x \in \text{LV} \end{cases}$$

$$\text{I}[x \ := \ *]_1 \triangleq \begin{cases} \{\langle \rho, \rho(x \leftarrow n)\rangle : n \in \mathbb{Z}\} & \text{if } x \in \text{GV} \\ \{\langle \rho, \rho(x(1) \leftarrow n)\rangle : n \in \mathbb{Z}\} & \text{if } x \in \text{LV} \end{cases}$$

$$\text{I}[\text{atomic}\{\text{instr}_1; \ldots; \text{instr}_k\}]_1 \triangleq \{\langle \rho_0, \rho_k \rangle : \langle \rho_0, \rho_1 \rangle \in \text{I}[\text{instr}_1], \ldots, \langle \rho_{k-1}, \rho_k \rangle \in \text{I}[\text{instr}_k]\}$$

Labelled transition relation

$$\sigma = (\ell, \text{instr}, \ell') \quad \text{loc}(\hat{i}) = \ell \quad \langle \rho, \rho' \rangle \in \text{I}[\text{instr}]_1$$

$$\langle \rho, \text{loc} \rangle \xrightarrow{(\sigma:i)} \langle \rho', \text{loc}[\hat{i} \leftarrow \ell'] \rangle$$

$$\langle p_1, \text{loc}_1 \rangle \xrightarrow{\tau} \langle p_2, \text{loc}_2 \rangle \quad \langle p_2, \text{loc}_2 \rangle \xrightarrow{\tau'} \langle p_3, \text{loc}_3 \rangle$$

$$\langle p_1, \text{loc}_1 \rangle \xrightarrow{\tau \tau'} \langle p_3, \text{loc}_3 \rangle$$

Figure 2.7: Semantics of a PLIP program $P = \langle \text{Loc}, \Sigma, \ell_{\text{init}}, N \rangle$. 
transition formula representation of instructions is as follows:

\[
\text{Formula}[\varphi] \triangleq \varphi \land \bigwedge_{x \in \text{Var}} x' = x
\]

\[
\text{Formula}[x := t] \triangleq x' = t \land \bigwedge_{y \in \text{Var} \setminus \{x\}} y' = y
\]

\[
\text{Formula}[x := \ast] \triangleq \bigwedge_{y \in \text{Var} \setminus \{x\}} y' = y
\]

\[
\text{Formula[atomic}\{\text{instr}_1; \ldots; \text{instr}_k\}] \triangleq \text{Formula}[\text{instr}_1]; \ldots; \text{Formula}[\text{instr}_k]
\]

where \(\varphi; \psi \triangleq \exists \text{Var''}. \varphi[\text{Var'} \mapsto \text{Var''}] \land \psi[\text{Var} \mapsto \text{Var''}]\). Transition formulas are related to instruction semantics by the following equation, which holds for all instructions \(\text{instr} : \text{Instr}\) and all threads \(i \in \mathbb{N}\):

\[
\{\langle \rho^{[i]}, \rho'^{[i]} \rangle : (\rho, \rho') \in \mathcal{T}[\text{instr}] \} = \{ (\rho, \rho') \in \text{ThreadStore} \times \text{ThreadStore} : [\rho, \rho'] \models \text{Formula}[\text{instr}] \}
\]

where \([\rho, \rho']\) is a valuation which interprets each \(x \in \text{Var}\) as \(\rho(x)\) and each \(x' \in \text{Var}'\) as \(\rho'(x)\). That is, \(\text{Formula}[\text{instr}]\) captures the effect of thread \(i\) executing \(\text{instr}\) on the thread store of \(i\).
Part II

Static Analysis
Chapter 3

Data Flow Graphs

This chapter describes a method for generating invariants of concurrent programs in which an unbounded number of threads execute simultaneously. The central idea is to represent the program as a data flow graph. Data flow graphs explicitly represent the parallelism in a program, allowing for a succinct program representation which enables precise invariant generation.

3.1 Overview

Data flow graphs (DFGs) are a program representation that explicitly represents the flow of data in a program. It is instructive to contrast data flow graphs with control flow graphs, the dominant program representation used in program analysis (and the formalism used to describe PLIP programs in Section 2.2). Figure 3.1 gives two graphical depictions of a simple computation – one as a control flow graph, and one as a data flow graph.

The control flow graph presents a sequential view of the computation. Events are arranged in a linear order: first $x := 1$ is executed, then $y := 2$, and finally $z := x + y$. Each edge represents the evolution of the computation in one time step.

The data flow graph presents a parallel view of the computation. Events are arranged by causality
in a *partial* order: when \( z := x + y \) executed, it gets the value of \( x \) from \( x := 1 \) and the value of \( y \) from \( y := 2 \). These events must happen before \( z := x + y \), but there is no implied order between \( x := 1 \) and \( y := 2 \). The order of these two events is irrelevant to the computation, and they may even be executed in *parallel*. Each edge in the DFG represents a matching read/write relationship (some variable is written at the source of the edge and read at the target). Bifurcation in the data flow graph represents the parallelism of the computation.

Data flow graphs originated as a model of parallel processes [Kahn, 1974]. DFGs (or more accurately a variation of DFGs commonly called *dependence graphs*) gained prominence in the 1980's when they were employed by parallelizing compilers to expose latent parallelism in sequential programs [Kuck et al., 1981, Ferrante et al., 1987]. This chapter re-purposes DFGs: rather than *expose* parallelism in sequential programs for the purpose of generating efficient code, we *retain* parallelism in parallel programs for the purpose of generating invariants.

The motivation for using data flow graphs for invariant generation is that data flow graphs are both *succinct* and *precise*. DFGs achieve succinctness by abandoning the interleaving model of concurrency, the source of the combinatorial explosion which lies the heart of the difficulty in analyzing concurrent programs (see Section 1.2). Instead, DFGs are a model of *true concurrency*. Thread structure and control information are abstracted out of the DFG, replaced instead by explicit representation of thread interference. Moreover, by abstracting away thread structure, DFGs enable generating invariants for programs with infinitely many threads.

The precision of data flow graphs stems from the fact that the data flow relationship captures crucial information about synchronization. This point can be illustrated with the program snippet in Figure 3.2. In this snippet, the lock \( \text{lock} \) protects access to the variable \( x \). The thread on the left acquires the lock, temporarily violates some invariant of \( x \) (e.g., that it is non-null), restores it (by allocating memory to \( x \)), and then releases the lock. The thread on the right acquires \( \text{lock} \) and asserts that the invariant \( x \neq \text{null} \) holds. The problem of verifying that the assertion holds boils down to a data flow question: *does the write* \( x := \text{null} \) *reach the assertion*? The answer is no, precisely because of synchronization. Synchronization is reflected in the structure of a data flow graph by the *absence* of data flow edges that are prevented by synchronization.
The cost of using data flow graphs for invariant generation is that a data flow model must be extracted from a program’s source code by some program analysis. We call this analysis an interference analysis, owing to the fact that its primary task is to compute inter-thread data flows. Data flow graphs have the facility to represent crucial information about synchronization, but utilizing this facility requires an interference analysis that accounts for synchronization. For the example in Figure 3.2, the interference analysis must be able to prove the data invariant that lock is always held at $\ell_2$ to establish that the sequence of instructions

$$\langle \text{acquire(lock)} : 1 \rangle \langle x := \text{null} : 1 \rangle \langle \text{acquire(lock)} : 2 \rangle \langle \text{assert(x != null)} : 2 \rangle$$

(which would witness the data flow and thus violate the assertion) cannot be executed.

There is an apparent circularity here, depicted in Figure 3.3. In order to construct a data flow graph that reflects synchronization, we must reason about the values program variables may take at different points in the program. In order to determine the values that variables may take at different points in the program, we must construct a data flow graph. We will show that this circularity can be resolved by incorporating the interference analysis (which constructs data flow graphs using invariants) and the invariant generation procedure (which computes invariants using data flow graphs) into a feedback loop. The result is a fully automated program analysis for generating invariants for programs with infinitely many threads.

The organization of this chapter is as follows:

1. We formalize our notion of data flow graphs (Section 3.2). We define what it means for a data flow graph to represent a program.
2. We show how data flow graphs can be employed to compute invariants (Section 3.3).
3. We develop an interference analysis which can be used to compute a data flow graph which represents a given program (Section 3.4).
4. We give an iterative coarsening algorithm which incorporates interference analysis and (DFG-based) invariant generation in a feedback loop (Section 3.5).
5. We discuss extensions and issues related to the efficient implementation of the technique (Section 3.6).
6. We present DUET, a tool which implements iterative coarsening, and evaluate its performance on a suite of Linux device drivers (Section 3.7).
7. We compare the data flow graph approach to invariant generation with existing methods for generating invariants of concurrent programs (Section 3.8).

3.2 Data flow graphs

The central idea of this chapter is to represent programs as data flow graphs for the purposes of invariant generation. This section defines data flow graphs what it means to represent a program by a data flow graph.

Definition 3.2.1 (Data flow graph). Let $P = \langle \text{Loc}, \Sigma, \ell_{\text{init}}, N \rangle$ be a program. A data flow of $P$ is a triple $(u, x, \ell) \ (\text{stylized as } u \Rightarrow x \ell)$, where $u \in \Sigma$, $\ell \subseteq \Sigma \cup \{\text{init}\}$ is either a command of $P$ or a special value init (representing data flow from the initial state), $x \in \text{Var}$ is a variable, and $\ell \in \text{Loc}$ is a location of $P$. A data flow graph $G \subseteq \Sigma \times \text{Var} \times \text{Loc}$ is a collection of data flows.

We now answer the question what is a data flow representation of a program? The idea is intuitively simple: a data flow graph represents a program exactly when it contains every data flow $u \Rightarrow x \ell$ that is witnessed by an execution of the program (i.e., the value of $x$ at some occurrence of the location $\ell$ matches the value that was written to $x$ at $u$). For example, consider the trace:

$$\langle x := 0 \rangle \langle g := x \rangle \langle x := g \rangle \langle x := g \rangle$$

Suppose that the variable $x$ is local and $g$ is global. The data flows witnessed by this trace may be visualized as follows:

Every control point of every thread along the trace is associated with two incoming data flows, one for $x$ and one for $g$ (symmetric for the global variable $g$ but asymmetric for the local variable $x$). The source of the data flow indicates where the value of that variable received its value. Any data flow graph that contains all the data flow edges pictured above is said to represent this trace. The remainder of this section formalizes condition under which a data flow graph serves as a conservative model of a program’s behaviour.
First, we define a function \( mod : \text{Instr} \rightarrow 2^\text{Var} \) which maps every instruction to the set of variables that it “modifies”:

\[
mod(x := t) \triangleq \{x\} \\
mod(x := \ast) \triangleq \{x\} \\
mod([\varphi]) \triangleq \text{fv}(\varphi)
\]

\[
mod(\text{atomic}(\text{instr}_1; \ldots; \text{instr}_k)) \triangleq \bigcup_{i=1}^{k} \text{mod}(\text{instr}_i)
\]

\[
\text{mod}(\ell, \text{instr}, \ell') \triangleq \text{mod}(\text{instr})
\]

This function is lifted to commands by defining \( \text{mod}(\ell, \text{instr}, \ell') \triangleq \text{mod}(\text{instr}) \). A notable feature of \( \text{mod} \) is that a guard instruction \([\varphi]\) “modifies” every variable occurring in \( \varphi \). Although \( \varphi \) does not change the value of any variable, it changes the information we have about all the variables that appear in \( \varphi \) (e.g., after executing \([x = 0]\), we gain the information that \( x \) is equal to 0). Defining \( \text{mod} \) in this way allows data flow graphs to take advantage of information at conditional branches.

Next, we define a function \( \text{lastmod} \) which maps a trace \( \tau \), a variable \( x \), and a thread identifier \( i \) to the last position along \( \tau \) at which \( x \) was modified (thread \( i \)'s copy of \( x \), if \( x \) is a local variable).

**Definition 3.2.2.** Let \( \tau = (\sigma_1 : i_1) \cdots (\sigma_n : i_n) \) be a trace. If \( x \) is a global variable, \( \text{lastmod}(\tau, x, j) \) is defined to be the least \( k \in \{0, \ldots, n\} \) such that \( x \notin \text{mod}(\sigma_{k'}) \) for any \( k' > k \). If \( x \) is a local variable, \( \text{lastmod}(\tau, x, j) \) is defined to be the least \( k \in \{0, \ldots, n\} \) such that \( x \notin \text{mod}(\sigma_{k'}) \) for any \( k' > k \) such that \( i_{k'} = j \).

A useful lemma is that the value of every variable at the end of an execution is equal to its value where it was last modified. Formally,

**Lemma 3.2.3.** Let \( \tau = (\sigma_1 : i_1) \cdots (\sigma_n : i_n) \in \Sigma(N)^* \) be a trace, let \( (\rho_0, \text{loc}_{\text{init}}) \xrightarrow{(\sigma_1:i_1)} \cdots \xrightarrow{(\sigma_n:i_n)} (\rho_n, \text{loc}_n) \) be a corresponding execution, let \( j \in N \) be a thread, and let \( x \in \text{Var} \) be a variable, and let \( k = \text{lastmod}(\tau, x, j) \geq 1 \). Then \( \rho_n^j(x) = \rho_k^{i_1}(x) \).

Finally, we define the set of data flows witnessed by a trace, and the representation condition that links the operational semantics of PLIP programs (Section 2.2) with data flow graphs.

**Definition 3.2.4** (Witness). Let \( \tau = (\sigma_1 : i_1) \cdots (\sigma_n : i_n) \in \Sigma(N)^* \) be a trace. A sub-trace of \( \tau \) is any trace \( \tau' \) such that \( \tau = \tau'\tau'' \) for some (possibly empty) trace \( \tau'' \). We say that \( \tau \) is a witness for a data flow \( \sigma \Rightarrow^x \ell \) if there is some sub-trace \( \tau' \) of \( \tau \) and some thread \( i \in N \) such that \( k \triangleq \text{lastmod}(\tau', x, i) \geq 1 \), \( \sigma_k = \sigma \), and \( \text{tgt}(\tau', i) = \ell \). We say that \( \tau \) is a witness for the data flow \( \text{init} \Rightarrow^x \ell \) if there is some sub-trace \( \tau' \) of \( \tau \) and some thread \( i \in N \) such that \( \text{lastmod}(\tau', x, i) = 0 \) and \( \text{tgt}(\tau', i) = \ell \).

**Definition 3.2.5** (Representation). A DFG \( G \subseteq \Sigma \times \text{Var} \times \text{Loc} \) represents a trace \( \tau \) if \( G \) contains every data flow witnessed by \( \tau \). \( G \) represents a program \( P \) if \( G \) represents every feasible trace \( \tau \) of \( P \) (i.e., every trace that corresponds to an execution of \( P \)).
3.3 Generating invariants with DFGs

This section describes how a data flow graph may be used to generate invariants for a program. First we associate data flow graphs with a collecting semantics, and then a system of constrained Horn clauses. The section culminates in a theorem (Theorem 3.3.5) linking the representation condition of Definition 3.2.5 with the solutions of this constraint system.

Following the theory of abstract interpretation [Cousot and Cousot, 1977], the theoretical starting point of invariant generation is to define a collecting semantics. A DFG's collecting semantics specify the strongest (most precise) invariant that can be justified by the DFG. Given a program \( P = (\text{Loc}, \Sigma, \ell_{\text{init}}, N) \), the collecting semantics of a DFG of \( P \) consists of a pair of maps:

- \( L : \text{Loc} \rightarrow 2^{\text{ThreadStore}} \), which maps every location to a set of thread stores. Intuitively, \( L \) maps each location \( \ell \) to a set of possible thread stores a thread might obtain while at \( \ell \).

- \( C : \Sigma \rightarrow 2^{\text{ThreadStore}} \), which maps every command (and \( \text{init} \)) to a set of thread stores. Intuitively, \( C \) maps each command \( \sigma \) to a set of possible thread stores a thread might obtain immediately after executing \( \sigma \).

For technical convenience, we extend \( C \) to \( \Sigma \) by defining \( C(\text{init}) = \text{ThreadStore} \) (recall from Section 2.2 that the stores of the initial states of a program are unconstrained). Fixing a DFG \( G \) of \( P \), its collecting semantics is defined to be the least solution to the following system of equations:

\[
L(\ell) = \{ ts \in \text{ThreadStore} : \forall x \in \text{Var}. \exists u \in \Sigma, u \Rightarrow^x \ell \in G \land \exists ts' \in C(u). ts(x) = ts'(x) \}
\]

\[
C(\text{init}) = \text{ThreadStore}
\]

\[
C(\ell, \text{instr}, \ell') = \{ ts' : \exists ts \in L(\ell).[ts, ts'] \models \text{Formula}[\text{instr}] \}
\]

(Recall that \( [ts, ts'] \models \text{Formula}[\text{instr}] \) iff the thread state of thread \( i \) may evolve from \( ts \) to \( ts' \) upon executing \( \text{instr} \).) The domain of the equation system, \( (\text{Loc} \rightarrow 2^{\text{ThreadStore}}) \times (\Sigma \rightarrow 2^{\text{ThreadStore}}) \), is a complete lattice and the right-hand-sides of the equations are monotone, so the least fixed point is well-defined by Tarski’s fixed point theorem [Tarski, 1955]. Notice that the collecting semantics is non-relational: for any data flow edge \( u \Rightarrow^x \ell \), only the value of \( x \) flows from \( u \) to \( \ell \), making it impossible to correlated the values of different variables. We show how to define a relational variation of data flow graphs in Section 3.6.1.

The relationship between the collecting semantics of a DFG and the traces it represents is given by the following:

**Theorem 3.3.1 (DFG Soundness).** Let \( \tau \) be a trace and let \( G \) be a DFG such that \( G \) represents \( \tau \). For all \( (\rho, \text{loc}) \in \text{State} \) such that \( \langle \rho_0, \text{loc}_{\text{init}} \rangle \xrightarrow{\tau} \langle \rho, \text{loc} \rangle \) for some store \( \rho_0 \), for all \( i \in N \), we have that \( \rho_s[i] \in L(\text{loc}(i)) \).

**Proof.** Let \( G \) be a DFG, let \( \tau = \langle \sigma_1 : i_1 \rangle \cdots \langle \sigma_n : i_n \rangle \) be a trace represented by \( G \), and let

\[
\langle \rho_0, \text{loc}_{\text{init}} \rangle \xrightarrow{\sigma_1 : i_1} \langle \rho_1, \text{loc}_1 \rangle \cdots \langle \rho_{n-1}, \text{loc}_{n-1} \rangle \xrightarrow{\sigma_n : i_n} \langle \rho_n, \text{loc}_n \rangle
\]

be an execution labeled by \( \tau \). We prove that for all \( m \leq n \) and all \( i \in N \) that \( \rho^i_m \in L(\text{loc}_m(i)) \) by induction on \( m \).
• Base case \( m = 0 \): Observe that (from Definition 3.2.4 and Definition 3.2.5), if a data flow graph represents a trace, it represents all its sub-traces. Since \( G \) represents \( \tau \), we have that \( G \) represents \( \epsilon \), and thus \( \text{init} \Rightarrow^x \ell_{\text{init}} \in G \) for all \( x \in \text{Var} \).

\[
L(\ell_{\text{init}}) \triangleq \{ ts \in \text{ThreadStore} : \forall x \in \text{Var}.\exists u. \ell \in G. \exists ts' \in C(u), ts(x) = ts'(x) \}
\]

\[
\subseteq \{ ts \in \text{ThreadStore} : \forall x \in \text{Var}.\exists ts' \in C(\text{init}), ts(x) = ts'(x) \}
\]

\[
= \{ ts \in \text{ThreadStore} : \forall x \in \text{Var}.\exists ts' \in \text{ThreadStore}.ts(x) = ts'(x) \}
\]

\[= \text{ThreadStore} \]

Thus, \( \rho_{0}^{[i]} \in L(\ell_{\text{init}}) \) for all \( i \in N \).

• Induction step: suppose that for all \( m' < m \), we have \( \rho_m^{[j]} \in L(\text{loc}_{m'}(j)) \) for all \( j \in N \). Let \( i \in N \). We wish to prove

\[
\rho_m^{[i]} \in L(\text{loc}_{m}(i)) \triangleq \{ ts \in \text{ThreadStore} : \forall x \in \text{Var}.\exists u. ts = \Rightarrow^x \text{loc}_{m}(i) \in G. \exists ts' \in C(u). ts(x) = ts'(x) \}
\]

or equivalently, that

\[
\forall x \in \text{Var}.\exists u. ts = \Rightarrow^x \text{loc}_{m}(i) \in G. ts' \in C(u), \rho_m^{[i]}(x) = ts'(x)
\]

Let \( x \in \text{Var} \) be a variable. Distinguish two cases:

1. \( \text{lastmod}(\tau, x, i) = 0 \): then \( \text{init} \Rightarrow^x \text{loc}_{m}(i) \in G \), and so trivially there exists \( ts' \in C(\text{init}) = \text{ThreadStore} \) such that \( ts'(x) = \rho_m^{[i]}(x) \).

2. \( k := \text{lastmod}(\tau, x, i) > 0 \). Since \( G \) represents \( \tau \) and \( \tau \) witnesses the data flow \( \sigma_k \Rightarrow^x \text{loc}_{m}(i) \), we have \( \sigma_k \Rightarrow^x \text{loc}_{m}(i) \in G \). By Lemma 3.2.3, we have that \( \rho_k^{[i]}(x) = \rho_m^{[i]}(x) \), so it remains only to show that \( \rho_k^{[i]} \in C(\sigma_k) \).

By the induction hypothesis, we have \( \rho_k^{[i]} \in L(\text{loc}_{k-1}(i_k)) \). Since \( \langle \rho_k, \text{loc}_{k-1} \rangle \xrightarrow{\sigma_k \cdot i_k} \langle \rho_{k-1}, \text{loc}_{k-1} \rangle \), we have \( \rho_k^{[i]} \models \text{Formula}[\sigma_k] \). It then follows from the definition of \( C \) that \( \rho_k^{[i]} \in C(\sigma_k) \).

\[\blacksquare\]

The collecting semantics of a data flow graph provides a mathematical definition of the best invariant that can be justified by the data flow graph, but that invariant cannot be computed in general. Following recent trends in program analysis, we next provide a logical characterization of the conservative approximations of the collecting semantics. We give a system of constrained Horn clauses which can be solved using a variety of techniques, including interpretation over an abstract domain, counter-example guided abstraction refinement [Gupta et al., 2011, Grebenshchikov et al., 2012] and property-directed reachability [Hoder and Bjørner, 2012].

The class of invariants that can be generated using data flow graphs are thread-state invariants. Thread-state invariants are local in the sense that the program properties that can be described as thread-state invariants do not correlate the local variables of different threads. Formally,
Definition 3.3.2 (Thread-state invariant). A thread-state annotation for a program \( P = \langle \text{Loc}, \Sigma, \ell_{\text{init}}, N \rangle \) is a function \( \Phi : \text{Loc} \to \text{Formula}(\text{Var}) \) mapping locations of \( P \) into formulas over the set local and global variables.

We say that \( \Phi \) is a thread-state invariant if \( \Phi(\ell) \) holds from the perspective of thread \( i \) in any reachable state where thread \( i \) is at \( \ell \). Formally, \( \Phi \) is a thread-state invariant if for any reachable state \( (\rho, \text{loc}) \in \text{State} \), for all thread identifiers \( i \in N \), we have \( \rho[i] \models \Phi(\text{loc}(i)) \).

Definition 3.3.3. A thread-state annotation \( \Phi : \text{Loc} \to \text{Formula}(\text{Var}) \) is inductive for a data flow graph \( G \) if for all control locations \( \ell \in \text{Loc} \) we have

\[
\left[ \bigwedge_{x \in \text{Var}} (\text{init} \Rightarrow x \in G) \lor \bigvee_{\sigma \Rightarrow^* \ell \in G} \exists \text{Var} \exists \text{Var}' \setminus \{x'\}. \Phi(\text{src}(\sigma))(\text{Var}) \land \text{Formula}[\sigma]\right] \Rightarrow \Phi(\ell)(\text{Var}')
\]

Let \( G \) be a DFG. The connection between thread-state annotations that are inductive for \( G \) and \( G \)'s collecting semantics is that any inductive thread-state annotation corresponds to a solution of the semantic equations, by letting \( \text{L}(\ell) \triangleq \{ ts \in \text{ThreadStore} : ts \models \Phi(\ell) \} \) for all locations \( \ell \in \text{Loc} \) and \( \text{C}(\ell, \text{instr}, \ell') = \{ ts' : \exists ts \in \text{L}(\ell), [ts, ts'] \models \text{Formula}[\text{instr}] \} \) for all commands \( \sigma \).

The following is a consequence of Theorem 3.3.1 and the fact that inductive annotations over-approximate the collecting semantics (in the above sense):

Corollary 3.3.4. Let

\[
(\rho_0, \text{loc}_{\text{init}}) \xrightarrow{\langle \sigma_1 : i_1 \rangle} \langle \rho_1, \text{loc}_1 \rangle \cdots (\rho_{n-1}, \text{loc}_{n-1}) \xrightarrow{\langle \sigma_n : i_n \rangle} (\rho_n, \text{loc}_n)
\]

be an execution, let \( G \) be a data flow graph that represents \( \tau \triangleq \langle \sigma_1 : i_1 \rangle \cdots \langle \sigma_n : i_n \rangle \) (Definition 3.2.5), and let \( \Phi \) be an inductive annotation for \( G \). Then for all threads \( j \in N \), \( \rho[j] \models \Phi(\text{loc}(j)) \).

Theorem 3.3.5. Let \( G \) be a data flow graph such that \( G \) represents every feasible trace \( \tau \) of \( P \), and let \( \Phi \) be an inductive invariant for \( G \). Then \( \Phi \) is a thread state invariant.

### 3.4 Interference analysis

The goal of interference analysis is to compute the set of all data flows that are witnessed by some feasible trace of the program. Membership within this set is not decidable, but we will be satisfied by a conservative approximation (i.e., we may compute more data flows than just the ones witnessed by a feasible trace). Theorem 3.3.5 guarantees that inductive invariants computed from any such conservative data flow graph yields thread-state invariants which can be used to verify program properties of interest.

The classical conservative approximation to computing a set of data flows in a sequential program is reaching definitions analysis. Reaching definitions analysis computes the set of data flows that are witnessed by any program trace (i.e., traces which correspond to a path in the program’s control flow graph) rather than just the feasible traces. An analogous solution is possible in the concurrent setting but the resulting data flow graph loses crucial information about synchronization: the data flow graph contains data flows which are witnessed by traces which violate synchronization.

Consider the program in Figure 3.5. The location \( \ell_{\text{err}} \) is unreachable, which can be inferred from an inductive annotation of the pictured data flow graph, \( G \). But in order to conclude that an inductive
Chapter 3. Data Flow Graphs

24

Figure 3.4: Interference analysis, for a program \( P = (\text{Loc}, \Sigma, \ell_{\text{init}}, N) \) and thread-state annotation \( \Phi \).

The interference analysis accommodates reasoning about data by way of a candidate thread-state annotation \( \Phi \), which is taken as an input to the analysis. (The circularity involved in computing thread-state invariants from DFGs and computing DFGs from thread-state invariants is resolved in Section 3.5.) \( \Phi \) is used to approximate feasibility within the interference analysis: the analysis computes the set of data flows that are witnessed by traces which are feasible “up to \( \Phi \).” Under the assumption that \( \Phi \) is a thread-state invariant, every trace which is feasible is feasible up to \( \Phi \), and thus the interference analysis is conservative.

Suppose that a thread-state annotation \( \Phi \) is given. We say that a trace \( \tau \) is \( \Phi \)-feasible (“feasible up to \( \Phi \)” ) if every command along \( \tau \) is enabled, in the sense that its guard is consistent with the annotation at the control point in which it is executed. Formally:

**Definition 3.4.1.** Let \( \tau \) be a trace and \( \Phi \) be an annotation. Then \( \tau \) is \( \Phi \)-feasible if:

- \( \tau = \epsilon \), or

- \( \tau = \tau' \langle \sigma : i \rangle \), where \( \tau' \) is an \( \Phi \)-feasible trace, and the following formula is satisfiable:

\[
\text{Enabled}(\tau', \sigma, i) \triangleq ( \bigwedge_{j \neq i \in N} \exists \text{LV}(\Phi(tgt(\tau', j))) \land \Phi(tgt(\tau', i))) \land \text{Formula}[\sigma]
\]
Example 3.4.2. Consider the example program from Figure 3.5. Suppose that $\Phi$ is the thread-state annotation which maps every location to true. Then the trace in Figure 3.5b is $\Phi$-feasible.

On the other hand, suppose that $\Psi$ is any thread-state annotation which maps $\ell_2$ to $\text{flag} = 1$. Then the trace in Figure 3.5b is not $\Psi$-feasible. Abbreviating the command

$$(\ell_{\text{init}}, \text{atomic}([\text{flag}=0]; \text{flag} := 1), \ell_1)$$

by $\sigma_{\text{tas}}$, this trace is infeasible because it contains the following infeasible sub-trace:

$$\langle \sigma_{\text{tas}} : 1 \rangle \langle (\ell_1, x := 0, \ell_2) : 1 \rangle \langle \sigma_{\text{tas}} : 2 \rangle .$$

This sub-trace is infeasible because $\text{ Enabled}(\tau', \sigma_{\text{tas}}, 2)$ is inconsistent, which follows from the following calculation:

$$\text{ Enabled}(\tau', \sigma_{\text{tas}}, 2) \triangleq (\bigwedge_{j \neq 2 \in N} \exists \text{LV.} \Psi(tgt(\tau', j))) \wedge \Psi(tgt(\tau', 2))) \wedge \text{Formula}[\sigma_{\text{tas}}]$$

$$\models (\exists \text{LV.} \Psi(tgt(\tau', 1))) \wedge \text{Formula}[\sigma_{\text{tas}}]$$

$$= (\exists \text{LV.} \Psi(\ell_2)) \wedge \text{Formula}[\sigma_{\text{tas}}]$$

$$\equiv \text{flag} = 1 \wedge \text{flag} = 0 \wedge \text{flag}' = 1 \wedge x' = x$$

$$\equiv \text{false}$$
A key property of \( \Phi \)-feasibility is that it is preserved under thread projection: if we take any \( \Phi \)-feasible trace and delete the commands executed by any thread, then the resulting trace is also \( \Phi \)-feasible. Intuitively, this holds because the condition for extending a \( \Phi \)-feasible trace \( \tau \) by an action \( (\sigma : i) \) (that is, the satisfiability of the formula \( \text{Enabled}(\tau, \sigma, i) \)) depends only on the annotations at the end locations of each thread. The significance of the projection result is that all data flows that are witnessed by a \( \Phi \)-feasible trace are witnessed by a \( \Phi \)-feasible trace involving at most two threads. As a result, our interference analysis may reason about the program two threads at a time, regardless of how many threads may execute in parallel.

Towards formalizing the projection property, for any trace \( \tau \) and any subset of threads \( M \subseteq N \), we define \( \tau|_M \) to be the result of deleting the commands executed by any thread not in \( M \):

\[
\begin{align*}
\epsilon|_M & \triangleq \epsilon \\
\tau(\sigma : i)|_M & \triangleq \\
& \begin{cases} 
\tau|_M(\sigma : i) & \text{if } i \in M \\
\tau|_M & \text{if } i \not\in M
\end{cases}
\end{align*}
\]

**Lemma 3.4.3 (Projection).** Let \( \Phi \) be an annotation such that \( \Phi(\ell) = \text{true} \), and let \( M \subseteq N \) be a set of threads. For any trace \( \tau \), if \( \tau \) is \( \Phi \)-feasible, then \( \tau|_M \) is \( \Phi \)-feasible.

**Proof.** We proceed by induction on \( \tau \). The base case is obvious. For the inductive step, let \( \tau(\sigma : i) \) be a \( \Phi \)-feasible trace, and assume that \( \tau|_M \) is \( \Phi \)-feasible. If \( i \not\in M \), then \( \tau(\sigma : i)|_M = \tau|_M \), and the result is immediate from the induction hypothesis.

If \( i \in M \), then \( \tau(\sigma : i)|_M = \tau|_M(\sigma : i) \). By the induction hypothesis, \( \tau|_M \) is \( \Phi \)-feasible, so we need only to show that the formula

\[
( \bigwedge_{j \neq i \in N} \exists LV. \Phi(tgt(\tau|_M, j))) \land \Phi(tgt(\tau|_M, i))) \land \text{Formula}[\sigma]
\]

is satisfiable. Since \( \tau(\sigma : i) \) is \( \Phi \)-feasible, we have that the formula

\[
( \bigwedge_{j \neq i \in N} \exists LV. \Phi(tgt(\tau, j))) \land \Phi(tgt(\tau, i))) \land \text{Formula}[\sigma]
\]

is satisfiable. Thus, it is sufficient to show that for all threads \( k \in N \), \( \Phi(tgt(\tau, k)) \models \Phi(tgt(\tau|_M, k)) \). Let \( k \in N \), and distinguish two cases:

1. \( k \in M \): then \( tgt(\tau|_M, k) = tgt(\tau, k) \), so trivially \( \Phi(tgt(\tau, k)) \models \Phi(tgt(\tau|_M, k)) \).

2. \( k \not\in M \): then \( tgt(\tau|_M, k) = \ell_{\text{init}} \). Since \( \Phi(\ell_{\text{init}}) = \text{true} \) by the assumption of the lemma, we have \( \Phi(tgt(\tau, k)) \models \text{true} = \Phi(tgt(\tau|_M, k)) \). \( \Box \)

Suppose that \( \Phi \) is a thread-state annotation (such that \( \Phi(\ell_{\text{init}}) = \text{true} \)). The projection lemma shows that any data flow \( u \Rightarrow^\tau \ell \) that is witnessed by a \( \Phi \)-feasible trace is also witnessed by a \( \Phi \)-feasible trace involving only one or two threads.

### 3.4.1 Inferring data flow edges

The projection property of \( \Phi \)-feasible traces means that to compute all *inter-thread* data flows that are witnessed by a \( \Phi \)-feasible trace, it is sufficient to consider traces involving only two threads. Without
loss of generality, we refer to the two threads as Thread 1 and Thread 2. A proof calculus for \( \Phi \)-feasible data flows appears in Figure 3.4, which serves as a declarative specification of our interference analysis. There are three types of judgments in the calculus:

1. \( \Phi \vdash \sigma \rightsquigarrow x \ell \): there is a \( \Phi \)-feasible witness for the data flow \( \sigma \Rightarrow x \ell \).
2. \( \Phi \vdash \text{coreachable}(\ell_1, \ell_2) \): there is a \( \Phi \)-feasible trace \( \tau \) such that \( \ell_1 = \text{tgt}(\tau, 1) \) and \( \ell_2 = \text{tgt}(\tau, 2) \).
3. \( \Phi \vdash \text{mayReach}(\sigma, x, \ell_1, \ell_2) \): there is some \( \Phi \)-feasible trace \( \tau = \langle \sigma_1 : i_1 \rangle \cdots \langle \sigma_n : i_n \rangle \) such that \( \sigma = \sigma_{\text{lastmod}(\tau, x, 1)} \), \( \ell_1 = \text{tgt}(\tau, 1) \), and \( \ell_2 = \text{tgt}(\tau, 2) \).

These inference rules are sound and complete for determining whether a witness for an inter-thread data flow edge exists – intra-thread data flows can be computed independently using a standard sequential reaching definitions analysis.

**Lemma 3.4.4 (Interference analysis soundness & completeness).** Let \( u \in \Sigma_* \), \( x \in \text{Var} \), and \( \ell \in \text{Loc} \). Let \( \Phi \) be a thread-state annotation with \( \Phi(\ell_{\text{init}}) = \text{true} \). There exists a \( \Phi \)-feasible trace that witnesses data flow the \( u \Rightarrow x \ell \) iff there exists a single-threaded witness, or if \( \Phi \vdash u \rightsquigarrow x \ell \) can be derived using inference rules in Figure 3.4.

Since the set of locations and the set of variables are finite, the set of derivable judgments of the calculus is finite. We may compute all derivable judgments by iteratively applying the inference rules until no new judgments are deduced (i.e., until a fixed point is reached). We discuss practical considerations of this analysis in Section 3.6.2.

**Corollary 3.4.5.** Let \( u \in \Sigma_* \), \( x \in \text{Var} \), and \( \ell \in \text{Loc} \). Let \( \Phi \) be a thread-state invariant. Let \( G \) be a data flow graph consisting of all data flows \( u \Rightarrow x \ell \) such that either (1) \( u \Rightarrow x \ell \) is a sequential reaching definition or (2) \( \Phi \vdash u \rightsquigarrow x \ell \) can be derived using inference rules in Figure 3.4. Then \( G \) represents the program \( P \) (Definition 3.2.5).

### 3.5 Iterative coarsening

There is a circularity between the previous two sections:

1. In Section 3.3, we showed how to compute a thread state invariant from a data flow graph (Corollary 3.3.4).
2. In Section 3.4, we showed how to compute a data flow graph from a thread-state invariant (Corollary 3.4.5).

This section resolves the circularity by incorporating both components into a feedback loop. The resulting algorithm is \textsc{Coarsen}, pictured in Algorithm 1. Given a program with any number of threads (even infinite), \textsc{Coarsen} computes a DFG that represents that program as well as an annotation that is inductive for that DFG.

This algorithm makes use of the following auxiliary functions:

- \text{SequentialDFG}(P) computes a sequential data flow graph for \( P \). This computation is a standard sequential reaching definitions analysis [Kildall, 1973]. This graph contains all intra-thread data flow edges, including all those for local variables, and all those originating from \text{init}.
Chapter 3. Data Flow Graphs

<table>
<thead>
<tr>
<th>Input</th>
<th>A program ( P = \langle \text{Loc}, \Sigma, \ell_{\text{init}}, N \rangle )</th>
</tr>
</thead>
<tbody>
<tr>
<td>Output:</td>
<td>A thread-state invariant for ( P )</td>
</tr>
<tr>
<td>( G ) ← SequentialDFG(( P )) ;</td>
<td></td>
</tr>
<tr>
<td>repeat</td>
<td></td>
</tr>
<tr>
<td>( \Phi ) ← InductiveInvariant(( G )) ;</td>
<td></td>
</tr>
<tr>
<td>( G' ) ← ( G ) ;</td>
<td></td>
</tr>
<tr>
<td>( G ) ← ( G' \cup ) FeasibleDataflows(( P, \Phi )) ;</td>
<td></td>
</tr>
<tr>
<td>until ( G' = G ) ;</td>
<td></td>
</tr>
<tr>
<td>return ( \Phi )</td>
<td></td>
</tr>
</tbody>
</table>

**Algorithm 1: Coarsen**

- InductiveInvariants(\( G \)) computes an annotation that is inductive for the DFG \( G \), as described in Section 3.3.
- FeasibleDataflows(\( P, \Phi \)) computes the set \( \{ \sigma \Rightarrow x \ell : \Phi \vdash \sigma \sim x \ell \} \) of \( \Phi \)-feasible inter-thread data flows, as described in Section 3.4.

Given a program \( P \), **Coarsen** begins by computing a data flow graph \( G_1 \) with only intra-thread (sequential) data flow edges. It then computes an inductive annotation \( \Phi_1 \) for \( G_1 \) as discussed in Section 3.2. This annotation \( \Phi_1 \) is used as input to the interference analysis of Section 3.4, which computes the set of \( \Phi_1 \)-feasible data flow edges and adds them to \( G_1 \) to obtain a DFG \( G_2 \). After adding these edges, a new (possibly weaker) annotation is computed that is inductive for \( G_2 \). This process continues until a fixed point is reached; that is, until we reach some \( k \) such that \( G_k = G_{k+1} \). At this point, \( G_k \) represents the program \( P \) and \( \Phi_k \) is inductive for \( G_k \), and therefore \( \Phi_k \) over-approximates the reachable thread states of \( P \) by Theorem 3.3.1.

The correctness condition of Algorithm 1 is stated in the following theorem:

**Theorem 3.5.1** (Soundness). For any program \( P \), **Coarsen** computes an annotation \( \Phi \) and a DFG \( G \) such that \( G \) represents \( P \), and for every reachable state \( \langle \rho, \text{loc} \rangle \) of \( P \) and thread \( i \), \( \rho[i] \models \Phi(\text{loc}(i)) \).

**Proof.** Let \( \Phi \) and \( G \) be the annotation and data flow graph computed by **Coarsen**. The termination condition of **Coarsen** implies that (I) \( \Phi \) is inductive for \( G \) and that (II) every \( \Phi \)-feasible trace of \( P \) is represented by \( G \).

We first prove that every feasible trace \( \tau \) of \( P \) is \( \Phi \)-feasible by induction on \( \tau \).

The base case is trivial, since \( \epsilon \) is \( \Phi \)-feasible for any \( \Phi \). For the induction step, assume that \( \tau(\sigma : i) \) is a feasible trace and \( \tau \) is \( \Phi \)-feasible; we must prove that \( \tau(\sigma : i) \) is \( \Phi \)-feasible. Since \( \tau(\sigma : i) \) is feasible, there exists \( \rho_0 \in \text{Store} \) and \( \langle \rho, \text{loc} \rangle, \langle \rho', \text{loc}' \rangle \in \text{State} \) such that \( \langle \rho_0, \text{loc}_{\text{init}} \rangle \xrightarrow{\tau} \langle \rho, \text{loc} \rangle \xrightarrow{\langle \sigma, i \rangle} \langle \rho', \text{loc}' \rangle \).

Since \( \tau \) is \( \Phi \)-feasible, \( \tau \) is represented by \( G \) (by (II)). Since \( \Phi \) is inductive for \( G \) (by (I)), we may conclude from Corollary 3.3.4 that for all threads \( j \in N \), \( \rho[j] \models \Phi(\text{loc}(j)) \). Since \( \rho[j] \) and \( \rho[i] \) agree on the interpretation of global variables, it follows that for all \( j \in N \), \( \rho[j] \models \exists \text{LV}. \Phi(\text{loc}(j)) \). It follows that the structure which interprets each variable in \( \text{Var} \) as \( \rho[i] \) and each primed variable in \( \text{Var}' \) as \( \rho'[i] \) is a model of the formula

\[
\text{Enabled}(\tau, \sigma, i) = ( \bigwedge_{j \neq i \in N} \exists \text{LV}. \Phi(\text{tgt}(\tau, j))) \land \Phi(\text{tgt}(\tau, i)) \land \text{Formula}[\sigma]
\]

Thus, \( \text{Enabled}(\tau, \sigma, i) \) is satisfiable, and \( \tau(\sigma : i) \) is \( \Phi \)-feasible.
Since every feasible trace is \( \Phi \)-feasible, and every \( \Phi \)-feasible trace is represented by \( G \), every feasible trace is represented by \( G \), and so \( P \) is represented by \( G \). From Theorem 3.3.5, we may conclude that for every reachable state \( \langle \rho, \text{loc} \rangle \) of \( P \) and thread \( i \), \( \rho^{[i]} \models \Phi(\text{loc}(1)) \).

### 3.6 Discussion

This section discusses some extensions and algorithmic improvements that are built into DuET, our implementation Algorithm 1.

#### 3.6.1 Relational abstract domains

In the collecting semantics for DFGs given in Section 3.3, the values of different variables cannot be correlated. That is, a DFG cannot be used to prove that two variables are equal at a given program location (unless the DFG can prove the stronger non-relational property that both variables are equal to the same constant). This suggests that DFGs are appropriate for analyses based on non-relational abstract domains, such as intervals, signs, or the even/odd domain, which are incapable of representing relationships between variables anyway. Intuitively, the reason for this limitation is that each edge of the data flow graph carries the value of one variable.

We now define a relational variation of DFGs which allows variables to be correlated. The idea is to label data flow edges by sets of variables, indicating that the value of every variable in this set flows from the source to the target. Since a value for each \( x \in X \) flows along such an edge \( u \Rightarrow X v \), relationships between variables in \( X \) can be maintained.

A particularly simple instance of this idea is to create a partition \( P \) of the set of variables \( \text{Var} \) into semantically related sets. Intuitively, we can think of each cell \( X \in P \) as a record-typed variable, with one field for each \( x \in X \). For a given partition \( P \) of \( \text{Var} \), the collecting semantics for a relational DFG \( G \) with \( P \)-labeled edges is given by the following:

\[
L(\ell) = \{ ts \in \text{ThreadStore} : \forall X \in P. \exists u \Rightarrow X \ell \in G. \exists ts' \in C(u). \forall x \in X. ts(x) = ts'(x) \}
\]

\[
C(\text{init}) = \text{ThreadStore}
\]

\[
C(\ell, \text{instr}, \ell') = \{ ts' : \exists ts \in L(\ell). [ts, ts'] \models \text{Formula}[\sigma] \}
\]

The interference analysis of Section 3.4 must then be adapted to infer relational data flow edges. Towards this end, we redefine \( \text{mod} \) to act on cells rather than variables as follows:

\[
\text{mod}_{P}(\text{instr}) = \{ X \in P : \text{mod}(\text{instr}) \cap X \neq \emptyset \}
\]

By re-instantiating the interference analysis in Figure 3.4 with \( \text{mod}_{P} \) in place of \( \text{mod} \), we obtain an algorithm for calculating data flows in a relational DFG.

A relational data flow graph is not necessarily more precise than a non-relational one, a phenomenon which can be observed in the experiments in Section 3.7. The benefit of relational data flow graphs is that grouping variables together makes it possible to infer relationships between variables (which may result in a more precise analysis). On the other hand, grouping variables together can create spurious data flows that do not exist in a non-relational data flow graphs.
Duet uses Algorithm 2 to partition variables into related sets. The variable packing technique employed by the Astrée program analyzer [Blanchet et al., 2003] solves a similar problem. However, their algorithm exploits the sequential structure of the program which is not as informative for concurrent programs. While simple, our algorithm is effective in our experiments on Boolean abstractions of Linux device drivers reported in Section 3.7.

### Algorithm 2: Variable partitioning algorithm

**Input**: Program $P$

**Output**: A partition of $\text{Var}$

```plaintext
/* $P$ is a disjoint set data structure. Initially each cell is a singleton. */
P ← \{\{x\} : x ∈ \text{Var}\};
foreach instruction instr in $P$ do
  if instr = $x := t$ then
    vs ← \{x\} ∪ fv(t);
    if $|vs| = 2 ∧ (vs ⊆ \text{LV} ∨ vs ⊆ \text{GV})$ then
      Merge the partitions of each $x ∈ vs$;
    end
  else if instr = [$φ$] then
    if $fv(φ) ⊆ \text{LV} ∨ fv(φ) ⊆ \text{GV}$ then
      Merge the partitions of each $x ∈ fv(φ)$;
    end
  else
    skip;
  end
end
return $P$
```

3.6.2 Efficient implementation of interference analysis

Duet implements the interference analysis presented in Section 3.4 by encoding the inference rules in Figure 3.4 as a Datalog program. The set of all derivable judgments is computed by the Datalog solver bddbddb [Whaley and Lam, 2004], which efficiently represents relations using binary decision diagrams (BDDs). The remainder of this section discusses the details of the Datalog encoding.

Several of the inference rules (coreach-step, mayReach-Base, mayReach-stepL, mayReach-stepR) in Figure 3.4 rely on checking satisfiability of a formula computed from the thread state annotation $Φ$ and the defining formula of some instruction. This check can be implemented in datalog by pre-computing a finite relation $\text{enabled} ⊆ \text{Loc} × Σ$, where $\text{enabled}(ℓ, σ)$ holds if and only if the formula

$$Φ(\text{src}(σ)) ∧ (∃\text{LV}.Φ(ℓ)) ∧ \text{Formula}[σ]$$

is satisfiable. Pre-computing $\text{enabled}$ requires issuing $|\text{Loc}| × |Σ|$ satisfiability queries.

An alternative method used by Duet is to implement a finite-state over-approximation of the satisfiability queries, which can be answered internally by the datalog solver. The finite-state approximation is defined by a (finite) set $\mathcal{C} ⊆ \text{Formula}(\text{GV})$ of formulas over the set of global variables, which we call observable conditions. The set of observable conditions and a thread-state annotation $Φ$ define a pair of functions:

$$Φ(\text{src}(σ)) ∧ (∃\text{LV}.Φ(ℓ)) ∧ \text{Formula}[σ]$$
### 3.7 Experiments

The approach presented in this chapter is implemented in a tool called **Duet**. We used a benchmark suite of 15 Linux device drivers to evaluate **Duet**. Additionally, we ran **Duet** on the set of Boolean programs generated by SatAbs [Clarke et al., 2005] from these Linux drivers to compare **Duet** with...
techniques for verifying Boolean programs with infinitely many threads.

### 3.7.1 Implementation

DUET is written in OCaml, and makes use of the CIL front-end for the C language [Necula et al., 2002] and the goto program front-end distributed with CBMC [Clarke et al., 2004]. DUET’s abstract interpreter uses the APRON library [Bertrand and Miné, 2009] for its numerical abstract domains. We use the BDD-based Datalog implementation bddbddb [Whaley and Lam, 2004] to perform the interference analysis described in Section 3.4. DUET accepts three types of inputs: (1) C programs using pthreads library for thread operations, (2) Boolean programs in the input language of Boom [Kaiser et al., 2010], or (3) goto programs, as produced by the goto-cc C/C++ front-end (part of the CProver project [Alglave et al., 2011]). DUET’s analysis is intra-procedural, and inlines function calls to perform whole-program analysis.

**Interval and Octagon Configurations**  DUET is equipped with two configurations: Interval Analysis and Octagon Analysis. The Interval Analysis configuration generates invariants from DFGs using the interval abstract domain (each invariant assertion consists of a conjunction of assertions of the form \( \pm x \leq c \), where \( x \) is a program variable and \( c \) is an integer constant). The Octagon Analysis configuration uses the octagon abstract domain [Miné, 2006], a more expressive domain that allows representing relationships between variables (each invariant assertion consists of a conjunction of interval constraints and assertions of the form \( \pm x \pm y \leq c \), where \( x \) and \( y \) are program variables and \( c \) is an integer constant). Since each edge of a DFG carries the values of a single variable, standard DFGs cannot make use of the extra expressive power of octagons. However, we may group variables into packs and construct a relational DFG with pack-labelled edges (as described in Section 3.6.1). This enables the octagon domain to infer relationships between variables, but also introduces spurious data flows. Thus, the two configurations of DUET differ in two ways: they use different abstract domains (interval vs. octagon) and different variations of data flow graphs (standard vs. relational). The salient question concerning these two configurations is: does the increased precision of the octagon abstract domain outweigh the decreased precision of the relational data flow graph?

**Alias Analysis.**  DUET uses a type-based alias analysis to compute data flows via reads and writes through pointers. For each variable whose address is not taken, we assign a memory location that receives strong updates. For every type in the program, we assign a memory location that receives weak updates, and each access path of that type (other than variables whose address is not taken) is considered to be a reference to that memory location. The interference analysis implemented in DUET operates on these memory locations rather than variables. This scheme is sound under the assumption that pointer-typed expressions are never cast. Aliasing is not a big factor in proving array bounds and integer overflow properties in the device drivers we considered in our evaluation, so we expect the consequences of our unsound and imprecise alias analysis to be small.

### 3.7.2 Evaluation

Below, we provide the results of experimenting with DUET on a collection of Linux device drivers and on Boolean abstractions of those drivers. Test harnesses and kernel models are generated by DDVerify
Chapter 3. Data Flow Graphs

[Witkowski et al., 2007]. The test harness creates an unbounded number of client threads that access the driver simultaneously.

**Integer Programs**

Table 3.1 presents the result of running DUET on a collection of 15 Linux device drivers written in C.

DDVerify and goto-cc are used to (automatically) process each driver into a fully-inlined goto program annotated with assertions that check array bounds and integer overflows/underflows. DUET’s Interval Analysis configuration proves most of the assertions correct across all 15 benchmarks (1312 out of a total 1597), and does so in 13 minutes. The Octagon Analysis configuration is slightly worse, proving 1277 assertions correct in 90 minutes. Thus, this experiment demonstrates a case where the precision of the data flow graph plays a larger role than the precision of the abstract domain. A possible explanation of this behaviour is that device drivers make heavy use of fixed-size arrays, so that interval analysis is sufficient for proving array bounds properties.

**Boolean Programs**

Although Boolean programs are not the target of this work, we experimented with them for two reasons: (1) verification of Boolean programs with infinitely many threads is comparatively well-studied and verification tools and there are publicly-available verifiers (2) there is no aliasing present in Boolean programs, which limits the scope of implementation-related imprecision for a better evaluation of the core method.

We compared DUET against two techniques for verifying Boolean programs with infinitely many threads: dynamic cutoff detection (DCD) [Kaiser et al., 2010] and linear interfaces (LI) [La Torre et al., 2010]. We compared DCD and LI against DUET on the benchmarks provided by the authors of these tools. The programs were generated by SatAbs from a set of Linux device drivers. The input formats of the tools implementing DCD and LI are incompatible, so we report the results separately. The `ib700wdt` and `mixcomwd` benchmarks were generated from the same device drivers, but refer to a different set of Boolean programs in Tables 3.2 and 3.3. All benchmarks were run with a timeout of 5 minutes.

**Linear interfaces** Table 3.2 presents the results of comparison with Linear Interfaces (LI) on the set of Boolean programs reported in [La Torre et al., 2010]. Each LI benchmark consists of a server and a client thread template, where the client template is replicated arbitrarily many times. The client thread template is the device driver code, and the server thread template simulates the OS interacting with the drivers.

LI is an under approximation method based on limiting the number of scheduler rounds (as opposed to context-switches) and the use of linear interfaces to summarize interference in a round. In the LI implementation, the system is tested under 4 rounds of scheduling to look for a counter example, and if one is not found then an adequacy checker is executed that may succeed in proving the program safe for arbitrarily many threads and rounds of scheduling. The safe columns refer to the number of instances that were proved safe (for each analysis). The unsafe column for LI refers to the instances for which LI found a counterexample (a confirmed bug), while in DUET, it refers to the instances where assertions could not be proved safe. Note that since our approach is not complete, failure to prove an assertion does not imply that the assertion is necessarily false. The timeout column for LI refers to instances where LI
cannot finish checking the program under 4 rounds, or cannot find a counterexample under 4 rounds and
the adequacy checker times out while trying to prove the program safe. The timeout column for Duet
refers to all the instances that Duet cannot prove safe within the timeout limit. The unknown column
for LI refers to the instances that no counterexample is found, and the adequacy checker finishes but
fails to prove the program safe for arbitrary number of threads. On the LI set of benchmarks, Duet’s
octagon analysis configuration outperforms interval analysis. Both of Duet’s configurations are able to
prove more instances safe than LI.

As with any static analysis tool, there are programs for which Duet reports an error where there is
none (a false alarm). The table below gives us insight into how often this occurs. The table presents a
break-down of the outcomes of LI and Duet’s Octagon Analysis configuration across all benchmarks.
The rows of the table correspond to the possible outcomes of Duet, and the columns to the possible
outcomes of LI. The number in cell (i,j) in the table indicates the number of programs such that the
outcome of Duet is i and the outcome of LI is j. There are 60 instances for which Duet reports
a confirmed false alarm (a program that LI proves to be safe, but Duet fails to prove safe) and 247
instances for which Duet reports a bug that is confirmed by LI. This allows us to estimate the false
alarm rate at 20% (= 60/(247 + 60)). Another interesting fact that we can observe from this table is
that there are few programs that LI can prove safe that Duet cannot (60+2), and many programs
that Duet can prove safe that LI cannot (267+916).

<table>
<thead>
<tr>
<th></th>
<th>LI</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>safe</td>
</tr>
<tr>
<td>Duet</td>
<td>1320</td>
</tr>
<tr>
<td>unsafe</td>
<td>60</td>
</tr>
<tr>
<td>timeout</td>
<td>2</td>
</tr>
</tbody>
</table>

Dynamic cutoff detection Table 3.3 presents the results of comparison with the DCD algorithm
on the set of Boolean programs used in [Kaiser et al., 2010]. In the DCD benchmarks, there is a single
thread template that is replicated infinitely many times.

Dynamic cutoff detection [Kaiser et al., 2010] is a decision procedure for thread-state reachability in
Boolean programs with infinitely many threads. The DCD algorithm explores finite-thread instantiations
of the Boolean program with and iteratively increases the number of threads until a counterexample or
a cutoff is found (a cutoff is a number of threads n such every thread state that is reachable with m ≥ n
threads is also reachable with n threads).

For the subset of these benchmarks where DCD does not time out, the cutoff is at most 3 threads.
Duet’s interval and octagon analysis substantially outperforms DCD in proving programs correct. As
with the integer experiments, interval analysis outperforms octagon analysis, but there are 3 instances
where octagon analysis succeeds and interval analysis fails. With the combination of both configurations,
Duet can prove a total of 58 programs correct (in contrast to 19 for DCD) and there are no programs
that DCD proves safe and that Duet cannot.

3.8 Related Work

Concurrent program analysis Every program analysis relies on an induction principle to reason
about unbounded computations. Program analyses for concurrent programs typically employ induction
principles derived from logics for concurrent programs. A general recipe for defining a program analysis is to take a program logic (which defines a system of verification conditions for checking a proof), interpret the verification conditions as a system of constraints on a hypothetical annotation, and to develop an algorithm to find a solution to those constraints [Cousot and Cousot, 1984]. In this sense, most concurrent program analyses can be understood as descendants of one of three program logics: [Ashcroft and Manna, 1970], [Owicki and Gries, 1976], and [Jones, 1981].

Ashcroft and Manna developed the first program logic for concurrent programs [Ashcroft and Manna, 1970]. The logic adapts Floyd’s logic [Floyd, 1967] to concurrent programs (with finitely many threads) by “compiling” all the threads into a sequential program which represents the interleaved behaviour of all threads. From the program analysis perspective, this strategy yields very accurate program analyses, but comes at a high computational cost: the size of the interleaved sequential program is exponential in the number of threads.

The program analysis presented in [Kahlon et al., 2009] is conceptually rooted in Ashcroft and Manna’s logic. [Kahlon et al., 2009] improves upon the basic idea by representing the interleaved sequential behaviour of all threads by a transaction graph. The transaction graph is a more succinct representation of the interleaved behaviour of threads which suppresses redundant interleavings, in the style of partial order reduction [Valmari, 1991, Peled, 1993, Godefroid, 1994]. The constraints induced by the transaction graph are solved using a series of increasingly precise abstract domains. At each step, the results of the analysis are used to remove unreachable sections of the transaction graph, so that the next step (which uses a more computationally expensive abstract domain) operates on a smaller graph. Transaction graphs are a more precise representation of program behaviour than the data flow graphs presented in this chapter. However, transaction graphs for programs with infinitely many threads are infinite (and so do not yield an effective analysis), and are worst-case exponential in the number of threads. Data flow graphs are polynomial in the number of threads in the program.

Thread-modular program logics avoid the exponential explosion by reasoning about the sequential behaviour of each thread independently instead of their interleaved behaviour [Owicki and Gries, 1976, Jones, 1981]. To make this reasoning sound, proofs are required to satisfy a set of non-interference conditions which ensure that the sequential reasoning is robust under the action of other threads. From the perspective of program analysis, thread-modular logics gain scalability by abstracting away relationships between threads.

Owicki and Gries [Owicki and Gries, 1976] pioneered thread-modular program logics and introduced a state-based non-interference condition. The condition is that the annotation at each location in a thread is invariant under the action of every instruction of every other thread.

[Berdine et al., 2008] presents a technique for generating invariants of the shape “for all threads $t$, $\varphi(t)$ holds.” The technique can be thought of as a variation of the non-interference rule of Owicki-Gries, where every thread must additionally not interfere with itself. This makes the induction principle sound no matter how many threads are executing in parallel. Berdine et al. apply their construction to a shape domain and successfully verify linearizability for a number of concurrent data structures.

Like DFGs, [Berdine et al., 2008] generates thread-state invariants, which refer only to the local variables of one thread. One strategy for generating invariants which correlate local variables of different threads is Thread correlation analysis [Segalov et al., 2009]. Thread correlation analysis extends [Berdine et al., 2008] by deriving a correlation invariant, a formula over the globals and the local variables

---

1A similar class of invariants was investigated by Namjoshi in the context of finite-state processes [Namjoshi, 2007].
of two threads, which holds for every pair of threads. Reflective abstraction is another technique for generating invariants that are indexed over the local variables of more than one thread [Sanchez et al., 2012]. The idea is a hybrid of Ashcroft and Manna’s proof system and the thread quantification approach. Given some number \( k \in \mathbb{N} \), reflective abstraction builds a constraint system that is composed of \( k \) materialized threads, as well as one mirror thread representing the environment. The mirror thread serves a similar role to the self-interference condition in [Berdine et al., 2008].

From the stand-point of automated reasoning the inference check of [Owicki and Gries, 1976] is computationally expensive since it induces a \( O(|\text{Loc}| \times |\Sigma|) \) constraints to ensure the condition that the annotation at every location is invariant under every command. [Jones, 1981] avoids this expense by using environment abstractions. Rather than check interference-freedom with every command, we may perform the interference-freedom check with respect to the environment abstraction which approximates the effect of transitions on the global state. From the program analysis perspective, this loses precision (since the interference-freedom conditions are approximated by “abstract” interference-freedom conditions), but gains scalability.

[Miné, 2011] employs an environment abstraction which represents the collection of values that might be written to each variable during a thread’s execution (e.g., the environment abstraction might represent “\( x \) might be assigned any value between 0 and 100”). This results in a highly scalable analysis, but does not allow for synchronization to be treated as precisely as in data flow graphs. Later work uses relational environment abstractions, which approximate the transition formula of a set of commands, rather than collecting the values the command may write (e.g., the environment abstraction can represent a relationship such as “the environment may increase the value of \( x \)”) [Miné, 2014].

With the exception of [Kahlon et al., 2009], the above techniques employ a fixed induction principle which is determined by the syntax of the program. The method presented in this chapter and the one of [Kahlon et al., 2009] are the only ones we are aware of that compute an induction principle. Our method starts with an unsound induction principle (the sequential data flow graph) and gradually coarsens it until the induction principle is sound. In contrast, [Kahlon et al., 2009] starts with a sound induction principle and gradually refines it.

Data flow graphs Variations of data flow graphs have a long history within the compilers community, both as a means for exposing parallelism in sequential code for parallelizing compilers [Kuck et al., 1981, Ferrante et al., 1987], and as a data structure for use in sparse dataflow analysis [Weise et al., 1994, Johnson and Pingali, 1993].

Recently, DFGs have been used for generating invariants for sequential programs [Oh et al., 2012]. The attraction of data flow graphs in this setting is sparsity: using a data flow graph, it is possible to infer invariants over the “relevant” variables at every program location, rather than all program variables. This may have substantial advantages in terms of the time and memory consumption required for an analysis. [Oh et al., 2012] shows that for sequential data flow graphs (constructed using a reaching definitions analysis), running a particular type of independent attribute analysis yields the same results as on the control flow graph. [Oh et al., 2012] uses a variable packing technique similar to the one reported in Section 3.6.1 to support relational analyses.
### Chapter 3. Data Flow Graphs

#### Table 3.2: Comparison with linear interfaces [La Torre et al., 2010] for Boolean Programs. Average time per benchmark was 16.9s for LI and 3.4s for DUET. Benchmarks were run on an 3.16GHz Intel® Core 2™ machine with 4GB of RAM.

| Device Drivers | #programs | LI | | | DUET: Octagon Analysis | | DUET: Interval Analysis | |
|----------------|-----------|----|---|---|------------------------|---|------------------------|
|                |           | safe | unsafe | unknown | timeout | safe | unsafe | timeout | safe | unsafe | timeout |
| ibxx_tco       | 338       | 24  | 14    | 0      | 110     | 259 | 79     | 0      | 198  | 140    | 0      |
| ib700wdt       | 181       | 109 | 13     | 0      | 59      | 124 | 56     | 1      | 91   | 90     | 0      |
| machzwd        | 255       | 56  | 24     | 94     | 81      | 182 | 70     | 3      | 148  | 105    | 2      |
| mixcomwd       | 178       | 103 | 24     | 0      | 51      | 117 | 59     | 2      | 81   | 95     | 2      |
| pcwd           | 100       | 81  | 1      | 0      | 18      | 74  | 16     | 10     | 44   | 50     | 6      |
| sc60xxwdt      | 174       | 92  | 23     | 0      | 59      | 113 | 60     | 1      | 79   | 94     | 1      |
| sc1200wdt      | 247       | 138 | 13     | 0      | 96      | 178 | 67     | 2      | 138  | 107    | 2      |
| sc520.wdt      | 186       | 15  | 23     | 97     | 51      | 123 | 61     | 2      | 89   | 95     | 2      |
| smsc37b787_wdt | 340       | 154 | 13     | 0      | 173     | 272 | 65     | 3      | 151  | 187    | 2      |
| w83877f_wdt    | 230       | 15  | 23     | 97     | 95      | 150 | 77     | 3      | 98   | 128    | 4      |
| w83977f_wdt    | 389       | 147 | 13     | 0      | 229     | 322 | 65     | 2      | 144  | 243    | 2      |
| wdt            | 230       | 109 | 17     | 0      | 104     | 161 | 59     | 10     | 108  | 114    | 8      |
| wdt977         | 351       | 139 | 13     | 0      | 199     | 282 | 67     | 2      | 132  | 218    | 1      |
| wdt_pci        | 217       | 10  | 34     | 4      | 169     | 146 | 69     | 2      | 146  | 69     | 2      |
| total          | 3416      | 1382| 248    | 292    | 1494    | 2503| 870    | 43     | 1647 | 1735   | 34     |

#### Table 3.3: Comparison with dynamic cutoff detection (DCD) [Kaiser et al., 2010] for Boolean programs. Average time per benchmark was 24.9s for DCD and 8.2s for DUET. Benchmarks were run on an 800MHz AMD® Opteron™ machine with 32 GB of RAM.

| Device Drivers | #programs | DCD | | | DUET: Octagon Analysis | | DUET: Interval Analysis | |
|----------------|-----------|----|---|---|------------------------|---|------------------------|
|                |           | safe | unsafe | timeout | safe | unsafe | timeout | safe | unsafe | timeout |
| ib700wdt       | 132       | 10  | 102 | 20  | 16 | 113 | 3 | 28 | 101 | 3
| mixcomwd       | 138       | 9  | 108 | 21  | 16 | 118 | 4 | 27 | 107 | 4
Part III

Software Model Checking
Introduction

Part II dealt with the problem of invariant generation: how to synthesize a property (ideally, the strongest possible) that is satisfied by all reachable states. Once a program invariant has been generated, it may be used to verify program properties by checking that the invariant implies the property of interest. However, if the invariant does not imply the property of interest, no conclusion may be drawn. Invariant generation can be used to verify properties, but not refute them.

Part III describes techniques for verifying and refuting properties of concurrent programs. The properties of interest are non-reachability properties: we wish to prove that the program never enters some designated error state. Many properties of interest (e.g., assertion checking or mutual exclusion) can be formulated as non-reachability properties. The techniques in this part are complete for refutation in the sense that if the error is reachable, they will produce a certificate that shows how the error can be reached. Since reachability is generally undecidable, the necessary trade-off for refutation completeness is that the techniques are potentially non-terminating. We use the term software model checkers to refer to the class of techniques that sacrifice termination for refutation-completeness.

Chapter 4 presents a software model checking technique for concurrent programs in which there are finitely many threads. Chapter 5 presents a generalization that also applies to programs with infinitely many threads. Both chapters are based on the trace abstraction paradigm for software model checking, introduced in [Heizmann et al., 2009]. In this paradigm, a program is associated with a language of error traces, namely all those traces that reach some designated error location, and the verification problem is to prove that every error trace is infeasible (does not correspond to an execution). In the remainder of this introduction, we will describe some common background for both chapters.

Let $P = \langle \text{Loc}, \Sigma, \ell_{\text{init}}, N \rangle$ be a program, and let $\ell_{\text{err}}$ be a control location. Define the set of error traces for a program $P$ and error location $\ell_{\text{err}}$ as $\mathcal{L}(P, \ell_{\text{err}}) \triangleq \{ \tau \in \mathcal{L}(P) : \exists i \in N. \text{tgt}(\tau, i) = \ell_{\text{err}} \}$. Clearly, $\ell_{\text{err}}$ is reachable (in the sense that there is a reachable state $\langle \rho, \text{loc} \rangle$ and some thread $i \in N$ such that $\text{loc}(i) = \ell_{\text{err}}$) if and only if some error trace $\tau \in \mathcal{L}(P, \ell_{\text{err}})$ is feasible. Trace abstraction formulates the non-reachability verification problem as: to prove that $\ell_{\text{err}}$ is unreachable, synthesize a language infeasible traces that contains $\mathcal{L}(P, \ell_{\text{err}})$.

The problem of constructing a language of infeasible traces that contains all error traces can be approached using a language learning strategy, depicted in Figure 3.6. The idea is to learn a proof from examples, by sampling error traces, proving them to be infeasible, and then assembling these proofs into an argument that every error trace is infeasible. The procedure iteratively constructs a proof object $IP$ ($IP$ is an inductive data flow graph in Chapter 4 and a proof space in Chapter 5) that represents a language of infeasible traces denoted $\mathcal{L}(IP)$, which is initially empty ($\mathcal{L}(IP) = \emptyset$). The procedure begins by sampling an error trace $\tau \in \mathcal{L}(P, \ell_{\text{err}})$. If $\tau$ is feasible, then $\tau$ serves as a certificate that $\ell_{\text{err}}$ is reachable. If $\tau$ is infeasible, we construct an infeasibility proof $IP_{\tau}$ for $\tau$ (i.e., so that $\tau \in \mathcal{L}(IP_{\tau})$).
Choose an error trace $\tau \in \mathcal{L}(P, \ell_{err})$

If $\ell_{err}$ is unreachable:

Yes: $\mathcal{L}(P, \ell_{err}) \subseteq \mathcal{L}(IP)$

No: $\exists \tau \in \mathcal{L}(P, \ell_{err}) \setminus \mathcal{L}(IP)$

Construct proof $IP_\tau$

If $\tau$ is feasible:

Yes: $\ell_{err}$ is reachable

No:

Choose an error trace $\tau \in \mathcal{L}(P, \ell_{err})$

$IP \leftarrow IP + IP_\tau$

Figure 3.6: Verification via language learning

$IP_\tau$ is added to the accumulating infeasibility proof object $IP_\tau$, resulting in a proof object that proves infeasibility of at least all traces in $IP$ and $IP_\tau$. Then we check whether every error trace is proved infeasible by $IP$ ($\mathcal{L}(P, \ell_{err}) \subseteq \mathcal{L}(IP)$). If so, then $IP$ is a certificate that $\ell_{err}$ is unreachable and the procedure terminates. If not, we may sample an unproven error trace in the difference $\mathcal{L}(P, \ell_{err}) \setminus \mathcal{L}(IP)$, and begin the loop again. If this procedure terminates, it terminates in a certificate that either verifies or refutes the reachability of $\ell_{err}$. The loop may repeat forever, failing to learn an infeasibility argument that generalizes to every error trace.

There are two interesting features of trace abstraction in the setting of concurrent programs. First, the proof $IP$ is constructed by assembling proofs $IP_\tau$ that are obtained from traces. Although it may be challenging to formalize a correctness argument for a multi-threaded program, it is relatively easy to prove correctness of a trace. In a trace, all scheduling non-determinism is resolved making it effectively a simple straight-line sequential program. In this sense, trace abstraction is able to leverage the wealth of techniques available for synthesizing correctness proofs for sequential programs to reason about concurrent ones.

The second interesting feature of trace abstraction for concurrent programs is that we may design proof systems so that proof checking (the problem of testing $\mathcal{L}(P, \ell_{err}) \subseteq \mathcal{L}(IP)$) is combinatorial, in the sense that does not involve logical reasoning (i.e., reasoning about the values of program variables). Finding a trace in $\mathcal{L}(P, \ell_{err}) \setminus \mathcal{L}(IP)$ (or conversely, verifying $\mathcal{L}(P, \ell_{err}) \subseteq \mathcal{L}(IP)$) is a problem that can be solved using exhaustive search. This kind of exhaustive search is the traditional strength of automata and (finite-state) model checking.

Learning proofs from examples relies on the success of proof generalization. That is, we need a plausible answer to the question how do we take a single infeasible trace and synthesize a proof that applies to many traces? We turn to our central thesis of parallel proof for parallel programs: the proof objects presented in the next two chapters aim to parallelize sequential proofs of traces so that they apply to many traces that are infeasible “for the same essential reason.” By exposing the parallel structure of proofs, we obtain proof objects that are both succinct and general.
This chapter introduces *inductive data flow graphs* (iDFGs), a proof system for reasoning about concurrent programs with a finite number of threads. Like data flow graphs, inductive data flow graphs explicitly represent the parallelism in a program, allowing for succinct proofs. Inductive data flow graphs can be used as a basis for software model checking, following the trace abstraction paradigm [Heizmann et al., 2009].

### 4.1 Overview

Just as we contrasted control flow graphs with data flow graphs in Section 3.1, we may contrast Floyd/Hoare proofs with inductive data flow graphs. Figure 4.1 depicts two proofs of the validity of the Hoare triple

\[ \{true\} x \leftarrow 0 {1}\langle y \leftarrow x + 1 {1}\langle x \leftarrow 1 {2}\langle z \leftarrow y - x {2}\{z \geq 0\} \right. \]

One is a Floyd/Hoare proof and the other is an iDFG. The Floyd/Hoare proof is a sequence of intermediate assertions that show how the state of the program evolves over the trace. Events in the trace are linearly ordered in time and this linear order is reflected in the proof: first \(\langle x \leftarrow 0 {1}\) is executed, after which \(x \geq 0\) holds; then \(\langle y \leftarrow x + 1 {1}\) is executed, after which \(y \geq 1\) holds; then \(\langle x \leftarrow 1 {2}\) is executed; after which \(x \leq 1 \land y \geq 1\) holds; then \(\langle z \leftarrow y - x {2}\) is executed, after which \(z \geq 0\) holds.

Much like a data flow graph presents a parallel view of a program, an iDFG presents a parallel view of a *proof*. Rather than edges representing matching read/write relationships as they do in a data flow graph, edges in an iDFG represent matching satisfaction and use of some proof obligation. Events are arranged in a partial order: the proof guarantees the post-condition \(z \geq 0\) holds *after* executing \(\langle z \leftarrow y - x {2}\) on the condition that both \(x \leq 1\) and \(y \geq 1\) hold *before* executing \(\langle z \leftarrow y - x {2}\), but the order in which these two pre-conditions are achieved is irrelevant. The precondition \(x \leq 1\) can be achieved by executing \(\langle x \leftarrow 1 {2}\), and the precondition \(y \geq 1\) can be achieved by executing \(\langle y \leftarrow x + 1 {1}\) in a state where \(x \geq 0\) holds (which, in turn, can be achieved by executing \(\langle x \leftarrow 0 {1}\)).

Since iDFGs suppress irrelevant ordering constraints, the correspondence between Floyd/Hoare proofs and iDFGs is many-to-one. Phrased differently, an iDFG can be seen as a representation of a *set of* traces (all of which have the same iDFG proof). The importance of this is that inductive data flow graphs serve as a mechanism for *proof generalization*: given a proof of a single trace \(\tau\), by “parallelizing”
Chapter 4. Inductive Data Flow Graphs

\{true\}

\{x \geq 0\}

\{y \geq 1\}

\{z \geq 0\}

\langle x := 0 : 1 \rangle

\langle y := x + 1 : 1 \rangle

\langle z := y - x : 2 \rangle

\langle x := 1 : 2 \rangle

\langle y := x + 1 : 1 \rangle

\langle z := y - x : 2 \rangle

\langle x := 1 : 2 \rangle

\langle y := x + 1 : 1 \rangle

\langle z := y - x : 2 \rangle

(a) Floyd/Hoare proof of a trace

(b) Inductive Data Flow Graph for the same trace

Figure 4.1: A Floyd/Hoare proof and iDFG for the same Hoare triple.

The proof we construct an iDFG that proves a property of interest about \(\tau\) and also many other traces. This is important for two reasons: first, because it yields succinct proof objects (there is a formal sense in which iDFG proof are small), and second because it makes the trace abstraction algorithm pictured in Figure 3.6 converge more quickly.

A crucial question is when is an iDFG a proof of some non-reachability property? In view of the trace abstraction paradigm, how can we mechanically check that all error traces “belong” to an iDFG proof? First, we must clarify what it means for a trace to belong to an iDFG. Each edge in the iDFG in Figure 4.1b can be seen as an ordering constraint. For example, the edge

\langle x := 1 : 2 \rangle \xrightarrow{\langle x \leq 1 \rangle} \langle z := y - x : 2 \rangle

represents the constraint that \(\langle x := 1 : 2 \rangle\) happens before \(\langle z := y - x : 2 \rangle\) in the trace, and every command in between leaves the assertion \(x \leq 1\) invariant. A trace that satisfies all the ordering constraints of an iDFG is said to be recognized by it. Figure 4.2 pictures three traces recognized by this iDFG, overlaid with the ordering constraints. Notice that the iDFG recognizes different interleavings of the same trace (the second and third commands are swapped in the middle trace), and also recognizes traces that contain commands that are irrelevant to the proof (\(\langle z := 0 : 3 \rangle\) in the right-most trace).

The characteristic that distinguishes formal program logics from ad-hoc reasoning is that a proof in a program logic can be verified mechanically. Verification of iDFG “proofs” must be mechanical to justify calling them as such. In particular, we must be able to verify that all traces of a program that violate some non-reachability property are recognized by an iDFG. We show that there is a natural way to encode the proof checking problem as an inclusion problem between alternating finite automata, which can be solved in polynomial space.

The organization of this chapter is as follows:

- Section 4.2 defines inductive data flow graphs and formulates an iDFG-based proof rule for verifying non-reachability properties.
- Section 4.3 shows how the premise of the proof rule can be checked mechanically (in polynomial
Chapter 4. Inductive Data Flow Graphs

4.2 Inductive Data Flow Graphs (iDFGs)

This section defines inductive data flow graphs and their associated proof rule.

Definition 4.2.1 (Inductive Data Flow Graph, iDFG). Let \( P = \langle \text{Loc}, \Sigma, \ell_{\text{init}}, N \rangle \) be a program. An inductive data flow graph (iDFG) for \( P \) is a tuple \( G = \langle V, E, \text{cmd}, V_{\text{final}}, \varphi_{\text{post}} \rangle \) where

- \( V \) is a set of vertices.
- \( E \subseteq V \times \text{Formula}(GV \cup LV(N)) \times V \) is a set of edges labelled by program assertions. We use the notation \( u \xrightarrow{\varphi} v \) to denote an edge from \( u \) to \( v \) labelled by the assertion \( \varphi \). For a vertex \( v \in V \), we use
  
  \[ \text{in}_G(v) \triangleq \{ \varphi : \exists u \in V. u \xrightarrow{\varphi} v \in E \} \]
  
  \[ \text{out}_G(v) \triangleq \{ \psi : \exists w \in V. v \xrightarrow{\psi} w \in E \} \]

  to denote its sets of incoming and outgoing edge labels, respectively. We omit the \( G \) subscript if it can be inferred from the context.

Figure 4.2: Traces recognized by the iDFG in Figure 4.1b
Chapter 4. Inductive Data Flow Graphs

\[ \langle z := y - x : 2 \rangle \]
\[ \langle x := 1 : 2 \rangle \]
\[ \langle y := x + 1 : 1 \rangle \]
\[ \langle x := 0 : 1 \rangle \]
\[ \{ x \leq 1 \} \]
\[ \{ y \geq 1 \} \]
\[ \{ x \leq 1 \} \]
\[ \{ y \geq 1 \} \]
\[ \{ z \geq 0 \} \]
\[ \{ x \leq 1 \} \]
\[ \{ y \geq 1 \} \]
\[ \{ x \geq 0 \} \]

Figure 4.3: A simple iDFG

- \( \text{cmd} : V \rightarrow \Sigma(N) \) is a function that labels every vertex with an indexed command of \( P \).
- \( \varphi_{\text{post}} \in \text{Formula}(GV \cup LV(N)) \) is an assertion called the post-condition of \( G \).

Furthermore, the labelling of an iDFG must be inductive in the sense that:

1. Consecution: For every \( v \in V \), and every \( \psi \in \text{out}(v) \), the Hoare triple \( \{ \bigwedge\text{in}(v) \} \text{cmd}(v) \{ \psi \} \) is valid, and
2. Safety: For every \( v \in V_{\text{final}} \), the Hoare triple \( \{ \bigwedge\text{in}(v) \} \text{cmd}(v) \{ \varphi_{\text{post}} \} \) is valid.

Let \( G \) be an iDFG with post-condition \( \varphi_{\text{post}} \). \( G \) can be associated with a set of traces \( \tau \) for which \( G \) serves as a proof that \( \{ \text{true} \} \tau \{ \varphi_{\text{post}} \} \) is valid ("\( \varphi_{\text{post}} \) is a post-condition of \( \tau \)"). Since our aim is to prove infeasibility of traces, iDFGs with post-condition \( \text{false} \) are of particular interest; however, allowing an arbitrary post-condition in the general definition will be useful for induction arguments on iDFGs.

Consider the iDFG pictured in Figure 4.3. The neighbourhood of the vertex \( \langle z := y - x : 2 \rangle \) can be interpreted as a statement that if both \( x \leq 1 \) and \( y \geq 1 \) hold before executing \( \langle z := y - x : 2 \rangle \), then \( z \geq 0 \) holds after. There are two ways of achieving the pre-condition \( x \leq 1 \) (corresponding to the two incoming edges both labelled \( x \leq 1 \)) and one way of achieving the pre-condition \( y \geq 1 \). This statement can be interpreted as a constraint on traces recognized by the iDFG. Multiple inputs to a vertex (the set \( \text{in}(v) \)) are interpreted conjunctively (all incoming pre-conditions may hold), while multiple incoming edges with the same label (the set \( \{ u : u \xrightarrow{\varphi} v \in E \} \)) are interpreted disjunctively (at least one path to achieving the pre-condition \( \varphi \) must be realized). The formal definition of the set of traces recognized by an iDFG follows this intuition.

**Definition 4.2.2.** Let \( G = (V, E, \text{cmd}, V_{\text{final}}, \varphi_{\text{post}}) \) be an iDFG for a program \( P = (\text{Loc}, \Sigma, \ell_{\text{init}}, N) \). Define a function \( L_G : V \times \text{Formula}(GV \cup LV(N)) \rightarrow 2^{\Sigma(N)^*} \) mapping iDFG vertices and formulas to trace languages to be the least function (in point-wise subset inclusion ordering) such that \( \tau(\sigma : 1) \in L_G(v, \varphi) \) if and only if one of the following hold:

1. \( \{ \varphi \} (\sigma : 1) \{ \varphi \} \) is valid and \( \tau \) belongs to \( L_G(v, \varphi) \), or
Define \( \mathcal{L}(G) \), the set of traces recognized by \( G \), to be \( \mathcal{L}(G) = \bigcup_{v \in \text{final}} \mathcal{L}_G(v, \varphi_{\text{post}}) \).

The foundational soundness theorem concerning iDFGs is that every trace recognized by an iDFG satisfies its post-condition:

**Proposition 4.2.3.** Let \( G = (V, E, cmd, V_{\text{final}}, \varphi_{\text{post}}) \) be an iDFG. For every trace \( \tau \in \mathcal{L}(G) \), the Hoare triple \{true\} \( \tau \) \{\varphi_{\text{post}}\} is valid.

**Proof.** Let \( G = (V, E, cmd, V_{\text{final}}, \varphi_{\text{post}}) \) be an iDFG. We prove that any vertex \( v \), any assertion \( \varphi \) such that \( \{\land \text{in}(v)\} \text{cmd}(v) \{\varphi\} \) is valid, and for any trace \( \tau \in \mathcal{L}_G(v, \varphi) \), we have that \{true\} \( \tau \) \{\varphi\} is valid. The main result follows, since \( \tau \in \mathcal{L}(G) \) if and only if \( \tau \in \mathcal{L}_G(v, \varphi_{\text{post}}) \) for some \( v \in V_{\text{final}} \), and \( \{\land \text{in}(v)\} \text{cmd}(v) \{\varphi\} \) is valid by the safety condition for iDFGs.

We proceed by induction on \( \tau \).

- **Base case** \( \tau = \epsilon \). This case is vacuous, because \( \epsilon \) does not belong to \( \mathcal{L}_G(v, \varphi) \) for any \( v \) or \( \varphi \).

- **Induction step** \( \tau = \tau' \langle \sigma : \psi \rangle \). Following Definition 4.2.2, there are two cases to consider:

1. \{\varphi\} \langle \sigma : \psi \rangle \{\varphi\} is valid and \( \tau' \in \mathcal{L}_G(v, \varphi) \). By the induction hypothesis, we have that \{true\} \( \tau' \) \{\varphi\} is valid. Sequential composition with \{\varphi\} \langle \sigma : \psi \rangle \{\varphi\} yields the validity of \{true\} \( \tau \) \{\varphi\}.

2. \text{cmd}(v) = \langle \sigma : \psi \rangle \) and for all \( \psi \in \text{in}(v) \) there exists some \( u \) such that \( u \xrightarrow{\psi} v \in E \) and \( \tau' \in \mathcal{L}_G(u, \psi) \). Observe that for any \( u \in V \) and assertion \( \psi \) such that \( u \xrightarrow{\psi} v \in E \), we have \( \{\land \text{in}(u)\} \text{cmd}(u) \{\psi\} \) by the consecution condition for iDFGs. Thus, for all \( \psi \in \text{in}(v) \), we have that \{true\} \( \tau' \) \{\psi\} is valid by the induction hypothesis. By conjunction rule of Hoare logic, \{true\} \( \tau' \) \{\land \text{in}(v)\} \{\varphi\} is valid. Since \{\land \text{in}(v)\} \langle \sigma : \psi \rangle \{\varphi\} is valid by assumption, we infer the validity of \{true\} \( \tau \) \{\varphi\} by sequential composition. \( \square \)

Finally, we conclude this section with a theorem that summarizes the proof rule associated with iDFGs: to prove that a program satisfies a non-reachability property, it is sufficient to exhibit an iDFG \( G \) with post-condition \textbf{false} such that every program trace violating the property is recognized by \( G \).

**Theorem 4.2.4.** Let \( P = (\text{Loc}, \Sigma, \ell_{\text{init}}, N) \) be a program and let \( \ell_{\text{err}} \in \text{Loc} \) be a location. If there exists an iDFG \( G \) with post-condition \textbf{false} such that \( \mathcal{L}(P, \ell_{\text{err}}) \subseteq \mathcal{L}(G) \), then \( \ell_{\text{err}} \) is unreachable.

### 4.3 Checking iDFGs

This section investigates the question of how one may algorithmically check the premise of the proof rule suggested by Theorem 4.2.4. That is, given a program \( P \), an error location \( \ell_{\text{err}} \), and an iDFG \( G \), how can we mechanically verify the inclusion \( \mathcal{L}(P, \ell_{\text{err}}) \subseteq \mathcal{L}(G) \)? We reduce this check to an inclusion problem between two alternating finite automata, which can be solved in polynomial space.

Alternating finite automata (AFA) \cite{Chandra et al., 1981, Brzozowski and Leiss, 1980} are a class of finite automata that exhibit both existential (angelic, disjunctive) and universal (demonic, conjunctive) choice. Upon reading a letter of its input alphabet, an alternating finite automaton transitions from a
state to a positive Boolean formula over the states of the automaton: if the formula is a conjunction, the
automaton must accept along every path; if the formula is a disjunction, the automaton must accept
along some path. We recall the formal definition of alternating finite automata below.

**Definition 4.3.1** (Positive Boolean Formula). For any set \( X \), we use \( B^+(X) \) to denote the set of positive
Boolean formulas over \( X \) (that is, Boolean formulas built from true, false, and the members of \( X \) using
the binary connectives \( \land \) and \( \lor \)).

**Definition 4.3.2** (Alternating finite automaton). An alternating finite automaton (AFA) is a tuple
\( A = \langle \Gamma, Q, \delta, \varphi_{\text{init}}, F \rangle \) where \( \Gamma \) is a finite alphabet, \( Q \) is a finite set of states, \( \delta : Q \times \Gamma \rightarrow B^+(Q) \) is a
transition function that assigns every state \( q \) and letter \( a \in \Gamma \) a positive Boolean formula over
\( Q \), \( \varphi_{\text{init}} \) (the initial formula) is a positive Boolean formula over \( Q \), and \( F \subseteq Q \) is a set of accepting states.

**Definition 4.3.3** (AFA semantics). Let \( A = \langle \Gamma, Q, \delta, \varphi_{\text{init}}, F \rangle \) be an alternating finite automaton. Define
a function \( L_A : B^+(Q) \rightarrow 2^\Gamma^* \) mapping positive Boolean formulas over \( Q \) to languages over \( \Gamma \) recursively
as follows:

\[
\begin{align*}
\epsilon \in L_A(q) & \iff q \in F \\
aw \in L_A(q) & \iff w \in L_A(\delta(q, a)) \\
w \in L_A(\varphi \land \psi) & \iff w \in L_A(\varphi) \text{ and } w \in L_A(\psi) \\
w \in L_A(\varphi \lor \psi) & \iff w \in L_A(\varphi) \text{ or } w \in L_A(\psi) \\
w \in L_A(\text{true}) & \iff \text{true} \\
w \in L_A(\text{false}) & \iff \text{false}
\end{align*}
\]

Define \( L(A) \), the language recognized by \( A \), to be \( L(A) \triangleq L_A(\varphi_{\text{init}}) \).

### 4.3.1 Recognizing iDFG languages

The capacity of alternating finite automata to make both existential and universal choices makes them
a natural fit for capturing the language recognized by an iDFG. Consider again the iDFG in Figure 4.3.
The iDFG guarantees the post-condition \( z \geq 0 \) after executing \( \langle z := y - x : 2 \rangle \) under the condition
that \( x \leq 1 \) and \( y \geq 1 \) hold before (universal choice). The pre-condition \( x \leq 1 \) can be achieved by
executing either \( \langle x := 1 : 2 \rangle \) or \( \langle x := 0 : 1 \rangle \) previously (existential choice), and the pre-condition \( y \geq 1 \)
must be achieved by executing \( \langle y := x + 1 : 1 \rangle \) previously (and \( \langle x := 0 : 1 \rangle \) before that).

Comparing the definitions of the language recognized by an alternating finite automaton (Definition 4.3.3) and an inductive data flow graph (Definition 4.2.2), we see that an inductive data flow graph reads traces backwards. That is, we treat the incoming edges to an iDFG vertex as constraints on what happened previously in an execution, rather than reading its outgoing edges as constraints on what will happen in the future. For this reason, it is natural to define an AFA that recognizes the reversal of the
language recognized by an iDFG. We use \( \tau^{\text{rev}} \) to denote the reversal of a trace \( \tau \) and \( L^{\text{rev}} \) to denote the
reversal of a language \( L \). Since our ultimate goal is to verify that every error trace is recognized by an
iDFG \( G \), we may verify instead that every reversed error trace is recognized by the AFA that recognizes
\( L(G)^{\text{rev}} \). As we will see later in the section, it is possible to efficiently construct an AFA that recognizes
reversed error traces, so that the verification problem is reduced to AFA inclusion.
Let $G = \langle V, E, \text{cmd}, V_{\text{final}}, \varphi_{\text{post}} \rangle$ be an iDFG. We may construct an alternating finite automaton $A(G) = \langle \Sigma(N), Q, \delta, q_0, Q_{\text{final}} \rangle$ that recognizes $L(G)^{rev}$ as follows.

- $Q \triangleq \{(v, \psi) : v \in V \land \psi \in \text{out}(v)\} \cup \{(v_i, \varphi_{\text{post}}) : v_i \in V_{\text{final}}\}$. We will construct $A(G)$ so that a trace $\tau$ is accepted starting from the state $(v, \psi)$ (i.e., $\tau \in L_{A(G)}(v, \psi)$) if and only if $\tau^{rev} \in L_G(v, \psi)$.
- $\delta((v, \psi), (\sigma : i)) \triangleq \text{skip}((v, \psi), (\sigma : i)) \lor \text{step}((v, \psi), (\sigma : i))$, where $\text{skip}$ and $\text{step}$ correspond directly to cases 1 and 2 in Definition 4.2.2:

$$\text{skip}((v, \psi), (\sigma : i)) \triangleq \begin{cases} (v, \psi) & \text{if } \{\psi\} \text{ a } \{\psi\} \text{ is valid} \\ \text{false} & \text{otherwise} \end{cases}$$

$$\text{step}((v, \psi), (\sigma : i)) \triangleq \begin{cases} \bigwedge_{\varphi \in \text{in}(v)} \bigvee_{u, \varphi \in E} E(u, \varphi) & \text{if } \text{cmd}(v) = (\sigma : i) \\ \text{false} & \text{otherwise} \end{cases}$$

- $q_0 \triangleq \bigvee_{v_i \in V_{\text{final}}} (v_i, \varphi_{\text{post}})$ (initially, the automaton is in at least one of the states corresponding to a final vertex of $G$).
- $Q_{\text{final}} \triangleq \emptyset$ (there are no accepting states – the automaton accepts after transitioning to true).

This construction yields the following proposition.

**Proposition 4.3.4.** Let $G = \langle V, E, \text{cmd}, V_{\text{final}}, \varphi_{\text{post}} \rangle$ be an inductive data flow graph. There exists an alternating finite automaton $A(G)$ that recognizes the reversal of the language of traces recognized by $G$, and which has at most $|E| + |V_{\text{final}}|$ states.

### 4.3.2 Recognizing error traces

The capability of alternating finite automata to make universal choices enables them to efficiently recognize the interleaved traces of a concurrent program. Intuitively, we may represent a control state of a concurrent program by a conjunction of states of an alternating finite automaton, with one conjunct for each thread.

Let $P = \langle \text{Loc}, \Sigma, \ell_{\text{init}}, N \rangle$ be a program (with $N$ finite) and let $\ell_{\text{err}}$ be an error location. We construct an alternating finite automaton $A(P, \ell_{\text{err}}) = \langle Q, \Sigma(N), \delta, q_0, Q_{\text{final}} \rangle$ that recognizes the reversal of the language of traces of $P$ to $\ell_{\text{err}}$ as follows.

- $Q \triangleq \{\ell^i : \ell \in \text{Loc}, i \in N\} \cup \{I\}$. We construct $A(P, \ell_{\text{err}})$ so that:
  - a trace $\tau$ is accepted starting from the state $\ell^i$ (i.e., $\tau \in L_{A(P, \ell_{\text{err}})}(\ell^i)$) iff $\tau|_i$ corresponds to a reversed control flow path of $P$ with $\text{tgt}(\tau|_i)^{rev} = \ell$, where $\tau|_i$ is the trace obtained from $\tau$ by deleting every command not executed by $i$.
  - a trace $\tau$ is accepted starting from $I$ (which we call the initializer state) iff $\tau^{rev}$ is an interleaved control flow path of $P$.
- The transition function $\delta$ follows the reversed commands:

$$\delta(\ell^i, (\sigma : j)) \triangleq \begin{cases} \ell^i & \text{if } i \neq j \\ \text{src}(\sigma)^i & \text{if } i = j \land \text{tgt}(\sigma) = \ell \\ \text{false} & \text{if } i = j \land \text{tgt}(\sigma) \neq \ell \end{cases} \quad \text{(ignore commands of other threads)}$$

$$\delta(\ell^i, (\sigma : j)) \triangleq \begin{cases} \text{true} & \text{if } i = j \land \text{tgt}(\sigma) = \ell \\ \text{false} & \text{otherwise} \end{cases} \quad \text{(follow the edge } \sigma \text{ backwards)}$$

$$\delta(\ell^i, (\sigma : j)) \triangleq \begin{cases} \text{false} & \text{if } i = j \land \text{tgt}(\sigma) \neq \ell \end{cases} \quad \text{(reject if } i \text{ is not at } \text{tgt}(\sigma))$$


and for the designated initializer $I$, we have

$$\delta(I, \langle \sigma : \downarrow \rangle) \triangleq I \land \text{src}(\sigma)$$

(note that the automaton never leaves the state $I$ once it enters)

- $q_0 \triangleq I \land \bigvee_{i \in N} \ell_i^\downarrow$ (initially, the automaton is in state $I$ and at least one thread is at the error state).
- $Q_{\text{final}} \triangleq \{ \ell_i^{\downarrow \text{init}} : i \in N \} \cup \{ I \}$ (the automaton accepts when every thread is in the initial location).

This construction yields the following proposition.

**Proposition 4.3.5.** Let $P = \langle \text{Loc}, \Sigma, \ell^{\text{init}}, N \rangle$ be a program with a finite number of threads, and let $\ell_{\text{err}} \in \text{Loc}$ be a control location. There exists an alternating finite automaton $A(P, \ell_{\text{err}})$ that recognizes the reversal of the language of error traces $L(P, \ell_{\text{err}})$, and that has at most $|\text{Loc}| + 1$ states.

### 4.3.3 Mechanical verification of iDFG proofs

Finally, we conclude with the theorem that the problem of checking whether every error trace of a program is recognized by an iDFG can be decided in polynomial space.

**Theorem 4.3.6.** Let $P$ be a program, $\ell_{\text{err}}$ be an error location, and $G$ be an iDFG. The problem of checking whether all error trace of $P$ are recognized by $G$ ($L(P, \ell_{\text{err}}) \subseteq L(G)$) is decidable in polynomial space.

**Proof.** Let $P$ be a program, $\ell_{\text{err}}$ be an error location, and $G$ be an iDFG. The theorem follows directly from the AFA constructions

$$L(P, \ell_{\text{err}}) \subseteq L(G) \iff L(P, \ell_{\text{err}})^{\text{rev}} \subseteq L(G)^{\text{rev}}$$

$$\iff L(A(P, \ell_{\text{err}})) \subseteq L(A(G))$$

Proposition 4.3.5 & Proposition 4.3.4

It is well known that the inclusion between two languages recognized by alternating finite automata can be decided in polynomial space. Since the constructions of both $A(P, \ell_{\text{err}})$ and $A(G)$ can be performed in polynomial space, the theorem follows.

### 4.4 Succinctness of iDFGs

This section justifies the claim that iDFGs are succinct proof objects. The result that we are after is that if there is a small proof that a program satisfies some non-reachability property, then there is a small iDFG that proves all error traces are infeasible. Making this statement precise requires formalizing a proof system in which to interpret the premise (what does it mean for there to be a small proof?). We introduce localized proofs to serve this purpose. The section culminates in a result that localized proofs can be translated into iDFGs with only a polynomial increase in size.

We begin by considering the question: what does it mean for there to be a “small proof” of a given property? Before we can tackle the question of what constitutes a small proof, we must define proofs. A first candidate definition is provided by Ashcroft and Manna’s proof system [Ashcroft and Manna, 1970],
the first logic designed for reasoning about concurrent programs. This logic adapts Floyd’s logic [Floyd, 1967] to the concurrent setting by “compiling” a concurrent program into a sequential one. This amounts to annotating every control state with an assertion subject to certain verification conditions. The definition of Ashcroft/Manna proofs (adapted to proving non-reachability properties of PLIP programs) is recalled below.

**Definition 4.4.1** (Ashcroft/Manna proof, [Ashcroft and Manna, 1970]). An Ashcroft/Manna proof for a program \( P = \langle \text{Loc, } \Sigma, \ell_{\text{init}}, N \rangle \) and error location \( \ell_{\text{err}} \) is a function \( \Phi^{AM} : \text{ControlState} \rightarrow \text{Formula}(\text{GV} \cup \text{LV}(N)) \) satisfying the following three properties:

- **Initiation**: \( \Phi^{AM}(\text{loc}_{\text{init}}) = \text{true} \)

- **Consecution**: for any \( \sigma \in \Sigma \) and any thread \( i \in N \), for any \( \text{loc} \in \text{ControlState} \) such that \( \text{loc}(i) = \text{src}(\sigma) \), the following Hoare triple is valid:

  \[
  \{ \Phi^{AM}(\text{loc}) \} \langle \sigma : i \rangle \{ \Phi^{AM}(\text{loc}[i \leftarrow \text{tgt}(\sigma)]) \}.
  \]

- **Safety**: for any \( \text{loc} \in \text{ControlState} \) such that \( \text{loc}(i) = \ell_{\text{err}} \) for some thread \( i \in N \), we have \( \Phi^{AM}(\text{loc}) = \text{false} \).

**Example 4.4.2.** Figure 4.4 depicts a program that is executed by two threads, both of which set a global variable \( g \) to 0, increment \( g \), and then go to an error location \( a_{\text{err}} \) if \( g \) is greater than two. A simple intuitive correctness argument is that the error \( a_{\text{err}} \) is unreachable because it is guarded by the command \( [g > 2] \), but we always have \( g \leq 2 \) because each thread contributes 1 to \( g \) and there are only 2 threads.

A depiction of an Ashcroft/Manna proof appears in Figure 4.4. Notice that the proof is large, but also redundant. Every node is labelled with one of five assertions: true, \( g \leq 0 \), \( g \leq 1 \), \( g \leq 2 \), or false.

Ashcroft and Manna’s proof system is a natural choice for defining proofs, but a poor candidate for defining small ones. An Ashcroft/Manna annotation defines an assertion for each global control state in a program, of which there are only \( |\text{Loc}|^{|N|} \). However, Ashcroft/Manna proofs serve as a kind of assembly language for proofs, in the sense that proofs in other proof systems can be translated into Ashcroft/Manna proofs, typically at the cost of making the proof “larger” in some sense. This is the essential idea behind localized proofs, to be introduced later in this section: we re-use Ashcroft and Manna’s proof system, but expose some additional structure so that translation into localized proofs does not blow up. Before we define localized proofs, we give thread-modular proofs an example of the kind of proof translation process we aim to capture.

**Thread-modular proofs** are motivated by the seminal work of Owicki and Gries [Owicki and Gries, 1976]. Rather than reason about the combined behaviour of all threads as a sequential program, thread-modular proofs reason about each thread individually. The soundness of thread-modular reasoning relies on an additional interference-freedom property that requires that proofs are robust under interference from other threads. We define thread-modular proofs as follows:

**Definition 4.4.3** (Thread-modular proof). Let \( P = \langle \text{Loc, } \Sigma, \ell_{\text{init}}, N \rangle \) be a program and let \( \ell_{\text{err}} \in \text{Loc} \) be an error location. A thread-modular proof of the non-reachability of \( \ell_{\text{err}} \) is a family of maps \( \{ \Phi^{TM}_i \}_{i \in N} \) such that for each \( i \in N \), \( \Phi^{TM}_i : \text{Loc} \rightarrow \text{Formula}(\text{GV} \cup \text{LV}(N)) \) is a function mapping control locations of \( P \) to assertions over global variables and the local variables of all threads, and such that the following conditions are satisfied.
Figure 4.4: An Ashcroft/Manna proof that $a_{err}$ is unreachable in the program consisting of two threads that execute the thread template (a). The dotted boxes depict the mapping from control states to program assertions: each dotted box is attached to an assertion that is used to label every vertex appearing inside the box.

- Initiation: for all $i \in N$, $\Phi_i^{TM}(\ell_{init}) = true$
- Consecution: for all $\sigma \in \Sigma$ and $i \in N$, the Hoare triple $\{\Phi_i^{TM}(src(\sigma))\} \{\sigma : 1\} \{\Phi_i^{TM}(tgt(\sigma))\}$ is valid
- Interference-Freedom: for all $\sigma \in \Sigma$, for all $i \neq j \in N$, for all $\ell \in Loc$, the Hoare triple $\{\Phi_j^{TM}(\ell) \land \Phi_i^{TM}(src(\sigma))\} \{\sigma : 1\} \{\Phi_j^{TM}(\ell)\}$ is valid
- Safety: for all $i \in N$, $\Phi_i^{TM}(\ell_{err}) = false$

Example 4.4.4. Figure 4.5a depicts a program that is executed by two threads, both of which set a local variable $t$ to 0, increment $t$, and then go to an error location $b_{err}$ if $t$ is not one. Each thread operates on disjoint memory, making it particularly easy to reason about each thread independently. For each thread $i$, $t(1)$ is 0 at $b_1$ and 1 at $b_2$, so the guard on the transition to $b_{err}$ is never satisfied. Figure 4.5b depicts a thread-modular proof to this effect.

Thread-modular proofs are incomplete in the sense that there are programs that have Ashcroft/Manna proofs but that do not have thread-modular proofs.\footnote{Completeness can be recovered by introducing auxiliary variables to track additional state, an idea due to [Owicki and Gries, 1976]. The Owicki-Gries proof system is equivalent to thread-modular proofs plus a rule for introducing such auxiliary variables.} The program in Figure 4.4a is a classical example of this phenomenon. Our interest in thread-modular proofs is due to the fact that (when they exist) they are small. A thread-modular annotation defines an assertion for each control location of each thread, of which there are $|Loc| \cdot |N|$.  

1
Figure 4.5: A thread-modular proof that \( b_{err} \) is unreachable in the program where two threads execute the thread template (a). The thread modular proof consists of two annotated copies of the thread template, one for each thread, with the annotation at each control location appearing beside it.

Any thread-modular proof \( \Phi^{TM} \) can be “compiled” into an Ashcroft/Manna proof \( \Phi^{AM} \) by defining \( \Phi^{AM}(loc) \triangleq \bigwedge_{i \in N} \Phi^{TM}_i(loc(i)) \) for each control state \( loc \). For example, Figure 4.6 shows the result of compiling the thread-modular proof in Figure 4.5b into an Ashcroft/Manna proof following this procedure.

Observe that the examples in Figure 4.4b and Figure 4.6 have Ashcroft/Manna proofs with some redundant structure: there are a small number of relevant assertions, and they are repeated throughout the proof. Localized proofs expose this redundancy. The size of a localized proof is taken to be the number of assertions that appear in it. Each control state is labelled by a set of assertions that must hold at this point, which allows localized proofs to avoid “double counting” assertions like \( t(A) = 0 \) in Figure 4.6, which appear multiple times conjoined with different assertions.

**Definition 4.4.5** (k-bounded localized proof). Let \( P = \langle Loc, \Sigma, \ell_{init}, N \rangle \) be a program with a finite set of threads \( N \), let \( \ell_{err} \) be an error location, and let \( k \geq 1 \). A \( k \)-bounded localized proof is a map \( \Phi : ControlState \rightarrow 2^{\text{Formula}(GV \cup LV(N))} \) from control locations of \( P \) to sets of assertions over the globals and locals of every thread, such that the following conditions hold:

1. **Initiation:** \( \Phi(loc_{init}) = \emptyset \).

2. **Consecution:** For every command \( \sigma \in \Sigma \), every thread \( i \in N \), every control state \( loc \in ControlState \) such that \( \text{src}(\sigma) = loc(i) \), and every assertion \( \phi \in \Phi(loc(i) \leftarrow \text{tgt}(\sigma)) \), there exists a subset \( \Psi \subseteq \Phi(loc) \) of cardinality \( \leq k \) such that the Hoare triple \( \{ \Psi \} \langle \sigma : i \rangle \{ \phi \} \) is valid.

3. **Safety:** For every control state \( loc \) and every thread \( i \) such that \( loc(i) = \ell_{err} \), we have \( false \in \Phi(loc) \).

We define the size \( \text{size}(\Phi) \triangleq | \bigcup_{loc \in ControlState} \Phi(loc) | \) of a localized safety proof to be the number of assertions it contains.

An Ashcroft/Manna proof corresponds to a 1-bounded localized safety proof, where every location is labelled with a single assertion (except \( loc_{init} \), which is labelled with \( \emptyset \)). A thread-modular proof \( \Phi^{TM} \) corresponds to a 2-bounded localized proof, by defining for each \( loc \in ControlState \), \( \Phi(loc) \triangleq \)
Figure 4.6: Ashcroft/Manna proof corresponding to the thread modular proof Figure 4.5b. Each node is associated with the conjunction of two assertions corresponding to the dotted boxes containing it.

\{T_1^{TM}(\text{loc}(i)) : i \in N\}. Thus the size of a localized proof constructed from a thread-modular one is at most \(|\text{Loc}||N|\).

Finally, we may state the main result of this section. The theorem states that if there is a small proof that a non-reachability property holds (a \(k\)-bounded localized proof for some small fixed \(k\) that uses few assertions), then there is a small iDFG proof.

**Theorem 4.4.6 (Succinctness).** Let \(P = \langle \text{Loc}, \Sigma, \ell_{\text{init}}, N \rangle\) be a program and let \(\ell_{\text{err}} \in \text{Loc}\) be an error location. Suppose \(\Phi\) is a \(k\)-bounded localized proof that \(\ell_{\text{err}}\) is unreachable in \(P\). There exists an iDFG with at most \(O(\text{size}(\Phi)^{k+1} \cdot |\Sigma| \cdot |N|)\) vertices that proves \(\ell_{\text{err}}\) is unreachable in \(P\).

**Proof.** Define an iDFG \(G = \langle V, E, \text{cmd}, V_{\text{final}}, \varphi_{\text{post}} \rangle\) as follows:

- \(V \triangleq \{\langle \Psi, \langle \sigma : i \rangle \rangle : \exists \text{loc} \in \text{ControlState}.\text{loc}(i) = \text{src}(\sigma) \wedge \Psi \subseteq \Phi(\text{loc}) \wedge |\Psi| \leq k\}\)
  
  That is, each vertex is a command \(\langle \sigma : i \rangle\) paired with a set of preconditions of cardinality \(\leq k\).

- \(E \triangleq \{\langle \Psi, \langle \sigma : i \rangle \rangle \xrightarrow{E} \langle \Psi', \langle \sigma' : i' \rangle \rangle : \{\wedge \Psi\} \langle \sigma : i \rangle \{\varphi\} \text{ is valid and } \varphi \in \Psi'\}\)

- \(\text{cmd}(\Psi, \langle \sigma : i \rangle) \triangleq \langle \sigma : i \rangle\)

- \(V_{\text{final}} \triangleq \{\langle \Psi, \langle \sigma : i \rangle \rangle : \{\wedge \Psi\} \langle \sigma : i \rangle \{\text{false}\} \text{ is valid}\}\)

Observe that the construction condition for localized proofs implies that for all vertices \(\langle \Psi, \langle \sigma : i \rangle \rangle \in V\), we have \(\text{in}(\Psi, \langle \sigma : i \rangle) = \Psi\). The inductiveness condition for iDFGs then follows trivially from the construction of \(E\) and \(V_{\text{final}}\). Clearly \(|V|\) is \(O(\text{size}(\Phi)^{k+1} \cdot |\Sigma| \cdot |N|)\). It remains only to show that \(\mathcal{L}(P, \ell_{\text{err}}) \subseteq \mathcal{L}(G)\). First, we need a lemma:

**Lemma 4.4.7.** Let \(\tau\) be a non-empty program trace, let \(\text{loc} \triangleq \lambda j.\text{tgt}(\tau, j)\) be the control state of the program after executing \(\tau\), and let \(\text{loc}' \triangleq \text{loc}[i \mapsto \text{tgt}(\sigma)]\) be the control state of the program after
executing $\tau(\sigma : i')$. Let $\varphi \in \Phi(loc')$, and let $\Psi \subseteq \Phi(loc)$ be a subset of cardinality $\leq k$ such that $\{\land \Psi\} \langle \sigma : i \rangle \{\varphi\}$ is valid. Then $\tau(\sigma : i) \in \mathcal{L}_G(\langle \Psi, \langle \sigma : i \rangle \rangle, \varphi)$.

Before we prove the lemma, we will use it to prove $\mathcal{L}(P, \ell_{err}) \subseteq \mathcal{L}(G)$. First, observe that every trace in $\mathcal{L}(P, \ell_{err})$ is a non-empty program trace of the form $\tau(\sigma : i)$. Let $loc \triangleq \lambda j. tgt(\tau, j)$ be the control state of the program after executing $\tau$, and let $loc' \triangleq loc'[i \mapsto tgt(\sigma)]$ be the control state of the program after executing $\tau(\sigma : i)$. By the safety condition of localized proofs (and the fact that $\tau(\sigma : i)$ is an error trace), we have $false \in \Phi(loc')$. By the consecution condition of localized proofs, there is some $\Psi \subseteq \Phi(loc)$ of cardinality $\leq k$ such that $\{\land \Psi\} \langle \sigma : i \rangle \{false\}$ is valid, and therefore $\tau(\sigma : i) \in \mathcal{L}_G(\langle \Psi, \langle \sigma : i \rangle \rangle, false)$ by the lemma. Finally, $\langle \Psi, \langle \sigma : i \rangle \rangle \in V_{final}$ by the definition of $V_{final}$, so that $\tau(\sigma : i) \in \mathcal{L}_G(\langle \Psi, \langle \sigma : i \rangle \rangle, false)$ implies $\tau(\sigma : i) \in \mathcal{L}(G)$ by the definition of $\mathcal{L}(G)$.

We now prove the lemma. Let $\tau, \sigma, i, \varphi, \Psi, loc, loc'$ be as in the statement of the lemma. We prove (cf. case 2 of Definition 4.2.2) that

\[(\ast)\text{ for all } \varphi \in \text{in}(\Psi, \langle \sigma : i \rangle) \text{ there exists some } u \xrightarrow{\varphi} \langle \Psi, \langle \sigma : i \rangle \rangle \text{ such that } \tau \in \mathcal{L}_G(u, \varphi).\]

We proceed by induction on the length of traces.

- Base case $\tau = \epsilon$. By definition, we have $loc = loc_{\text{init}}$. By the initiation condition, we must have $\Phi(loc) = \emptyset$, and since $\Psi \subseteq \Phi(loc)$ we have $\Psi = \emptyset$. By construction of $E$, $\text{in}(\Psi, \langle \sigma : i \rangle) = \emptyset$, and $(\ast)$ holds vacuously.

- Induction step $\tau = \tau'(\sigma' : i')$. Towards $(\ast)$, let $\varphi \in \text{in}(\Psi, \langle \sigma : i \rangle)$. Let $loc'' \triangleq loc'[i' \leftarrow \text{src}(\sigma')]$. By the consecution condition for localized proofs, there is a set $\Psi' \subseteq \Phi(loc'')$ of cardinality $\leq k$ such that the Hoare triple $\{\land \Psi'\} \langle \sigma' : i' \rangle \{\varphi\}$ is valid. By the construction of $E$, we have $\langle \Psi', \langle \sigma' : i' \rangle \rangle \xrightarrow{\varphi} \langle \Psi, \langle \sigma : i \rangle \rangle \in E$. By the induction hypothesis, we have $\tau'(\sigma' : i') \in \mathcal{L}_G(\langle \Psi', \langle \sigma' : i' \rangle \rangle, \varphi)$, and we are done. $\square$

### 4.5 Verification Algorithm

This section describes an iDFG-based algorithm for verifying and refuting reachability properties of concurrent programs. Given a program $P$ and an error location $\ell_{err}$, the goal of this algorithm is to either:

- construct an iDFG that proves that $\ell_{err}$ is unreachable in $P$, or

- construct a counter-example proving that $\ell_{err}$ is reachable (that is, a feasible error trace).

The algorithm follows the outline of Figure 3.6 (where naturally, the proof objects $IP$ in the diagram are instantiated to iDFGs). The algorithm builds an iDFG by repeatedly sampling error traces, constructing iDFG proofs of their infeasibility, and then assembling the iDFGs into an iDFG that recognizes every error trace of the program. Section 4.3 shows that we can implement the proof checking step of this algorithm using alternating finite automata. The remaining questions to be answered are (1) how to construct an iDFG proof for a single trace, and (2) how to combine (“assemble”) two iDFGs into a single iDFG that recognizes more traces than either of its components. Section 4.5.1 answers the first question, and Section 4.5.2 the second. Finally, Section 4.5.3 states the software model checking algorithm explicitly.
4.5.1 Constructing an iDFG from a trace

This section describes an algorithm \texttt{construct-idfg} that constructs an iDFG proof for a single trace. Given a trace \( \tau \) and a post-condition \( \varphi \) such that \( \{ \text{true} \} \tau \{ \varphi \} \) is valid, \texttt{construct-idfg}(\( \tau, \varphi \)) computes an iDFG with post-condition \( \varphi \) that recognizes \( \tau \). By Proposition 4.2.3, such an iDFG serves as a proof that \( \{ \text{true} \} \tau \{ \varphi \} \) is a valid Hoare triple.

The algorithm uses an auxiliary procedure \texttt{Interpolate} to synthesize proof-relevant assertions. Given a trace \( \tau \), a command \( \langle \sigma : i \rangle \), and an assertion \( \varphi \) such that the Hoare triple \( \{ \text{true} \} \tau \langle \sigma : i \rangle \{ \varphi \} \) is valid, \texttt{Interpolate}(\( \tau, \langle \sigma : i \rangle, \varphi \)) computes a set of intermediate assertions \( \Psi \) such that both

\[
\{ \text{true} \} \tau' \{ \bigwedge \Psi \} \quad \text{and} \quad \{ \bigwedge \Psi \} \langle \sigma : i \rangle \{ \varphi \}
\]

are valid Hoare triples. Without loss of generality, we suppose \texttt{Interpolate} returns a set that does not contain any tautologies. \texttt{Interpolate} can be implemented using a variety of techniques, including Craig interpolation [Henzinger et al., 2004b, Craig, 1957], predicate transformers [Dijkstra, 1975], or abstract transformers in an abstract domain [Cousot and Cousot, 1977]. The division of the intermediate assertion into a set of assertions can be accomplished simply by splitting conjunctions, or more sophisticated heuristics may be developed.

**Input**: Non-empty trace \( \tau \) and an assertion \( \varphi \) such that \( \{ \text{true} \} \tau \{ \varphi \} \) is valid

**Output**: An iDFG \( G_\tau \) with post-condition \( \varphi \) and such that \( \tau \in L(G_\tau) \)

Let \( \tau'(\sigma : i) = \tau; \)

\( \Psi \leftarrow \text{Interpolate}(\tau', \langle \sigma : i \rangle, \varphi); \)

if \( \Psi = \{ \varphi \} \) then

\( /* \langle \sigma : i \rangle \) is irrelevant */

return \texttt{construct-idfg}(\( \tau', \varphi \))

else

\( v \leftarrow \text{fresh vertex}; \)

\( \text{cmd}(v) \leftarrow \langle \sigma : i \rangle; \)

\( V \leftarrow \{ v \}; \)

\( E \leftarrow \emptyset; \)

for \( \psi \in \Psi \) do

\( \langle V_\psi, E_\psi, \text{cmd}_\psi, V_{\text{final}} \rangle \leftarrow \text{construct-idfg}(\tau', \psi); \)

\( V \leftarrow V \cup V_\psi; \)

\( E \leftarrow E \cup E_\psi \cup \{ u \xrightarrow{\psi} v : u \in V_{\text{final}} \}; \)

for \( v \in V_\psi \) do

\( \text{cmd}(v) \leftarrow \text{cmd}_\psi(v); \)

end

end

return \( G_\tau = \langle V, E, \text{cmd}, \{ v \}, \varphi \rangle \)

**Algorithm 3**: \texttt{construct-idfg}(\( \tau, \varphi \))

Intuitively, the procedure \texttt{construct-idfg}(\( \tau, \varphi \)) propagates the post-condition \( \varphi \) backwards across \( \tau \); along the way it detects the commands and ordering constraints in \( \tau \) that are relevant for attaining the post-condition \( \varphi \). Detecting (ir)relevant commands and ordering constraints leverages the \texttt{Interpolate} procedure as follows:

- If \texttt{Interpolate}(\( \tau', \langle \sigma : i \rangle, \varphi \)) returns the singleton \( \{ \varphi \} \) containing the post-condition \( \varphi \), then the
command \( (\sigma : 1) \) is irrelevant to achieving \( \varphi \). From the specification of Interpolate, we know that 
\( \varphi \) is stable under \( (\sigma : 1) \) (i.e., \( \{ \varphi \} \langle \sigma : 1 \rangle \{ \varphi \} \) is valid), so \( (\sigma : 1) \) may be suppressed in the iDFG.

- If \text{Interpolate}(\tau', (\sigma : 1), \varphi) \) returns a set \( \Psi \) (with \( \Psi \neq \{ \psi \} \)), then \( \tau' \) must have each \( \psi \in \Psi' \) as a post-condition. The order in which these conditions are achieved is irrelevant. The iDFG construction constructs one iDFG for each \( \psi \in \Psi' \) independently. In an efficient implementation, this step may happen in parallel.

Note that \text{construct-}idfg produces iDFGs of a very particular form: the graphs are acyclic, and every vertex has exactly one incoming edge for each assertion (i.e., there are no disjunctive choices). The \text{merge} procedure introduced in the next section is responsible for adding cycles and disjunctive choices to iDFGs.

### 4.5.2 Merging iDFGs

Suppose that we have two iDFGs \( G_1 \) and \( G_2 \), each of which recognizes some subset of the error traces of the program. This section is concerned with the question of how we can combine \( G_1 \) and \( G_2 \) into an iDFG that recognizes all the traces of \( G_1 \) and \( G_2 \) (and typically, even more). The merge operator \( G_1 \parallel G_2 \) described in this section can be thought of as a three step process: in the first step, we construct the disjoint union of \( G_1 \) and \( G_2 \); in the second step, \text{completion}, we saturate this iDFG by adding edges that do not violate the inductiveness property of iDFGs; in the third step, \text{reduction}, we collapse “equivalent” vertices.

First, we observe that iDFGs with the same post-condition can be combined via union. The disjoint union \( G_1 \cup G_2 \) recognizes exactly the set of traces that are recognized by \( G_1 \) or \( G_2 \). The operation is defined explicitly as:

**Definition 4.5.1 (Union).** Let \( G_1 = \langle V_1, E_1, \text{cmd}_1, V_{\text{final}}^1, \varphi_{\text{post}} \rangle \) and \( G_2 = \langle V_2, E_2, \text{cmd}_2, V_{\text{final}}^2, \varphi_{\text{post}} \rangle \) be iDFGs that share the same post-condition \( \varphi_{\text{post}} \). Without loss of generality, suppose \( V_1 \) and \( V_2 \) are disjoint (if not, we may rename the vertices in \( V_2 \)). We define the union of \( G_1 \) and \( G_2 \) as:

\[
G_1 \cup G_2 \equiv \langle V_1 \cup V_2, E_1 \cup E_2, \text{cmd}, V_{\text{final}}^1 \cup V_{\text{final}}^2, \varphi_{\text{post}} \rangle
\]

where \( \text{cmd}(v) \) \( \equiv \begin{cases} 
\text{cmd}_1(v) & \text{if } v \in V_1 \\
\text{cmd}_2(v) & \text{if } v \in V_2
\end{cases} \)

It is straightforward to prove that \( \mathcal{L}(G_1) \cup \mathcal{L}(G_2) \subseteq \mathcal{L}(G_1 \cup G_2) \) directly. However, we will develop an embedding lemma, from which \( \mathcal{L}(G_1) \cup \mathcal{L}(G_2) \subseteq \mathcal{L}(G_1 \cup G_2) \) is a trivial consequence, that will be useful later in the section.

We say that an iDFG \( G \) embeds into \( G' \) if \( G \) can be mapped onto a sub-graph of \( G' \) in a way that is, in some sense, “tight.” Formally, we define an iDFG embedding as follows:

**Definition 4.5.2 (Embedding).** Given inductive data flow graphs \( G = \langle V, E, \text{cmd}, V_{\text{final}}, \varphi_{\text{post}} \rangle \) and \( G' = \langle V', E', \text{cmd}', V'_{\text{final}}, \varphi_{\text{post}} \rangle \) (with the same post-condition) we say that a map \( h : V \rightarrow V' \) is an embedding if the following hold:

- For all vertices \( v \in V \), \( v \) and \( h(v) \) have the same label and inputs (\( \text{cmd}(v) = \text{cmd}(h(v)) \) and \( \text{in}_G(v) = \text{in}_{G'}(h(v)) \)).
• For all final vertices \( v \in V_{\text{final}} \), \( h(v) \in V'_{\text{final}} \).

• For all edges \( u \xrightarrow{\varphi} v \in E \), \( h(u) \xrightarrow{\varphi} h(v) \) is in \( E' \).

If such an embedding exists, we say that \( G \) embeds into \( G' \).

The following is the crucial property concerning iDFG embeddings.

**Lemma 4.5.3** (Embedding lemma). If \( G \) and \( G' \) are iDFGs such that \( G \) embeds into \( G' \), then \( \mathcal{L}(G) \subseteq \mathcal{L}(G') \).

**Proof.** Let \( G = \langle V, E, \text{cmd}, V_{\text{final}}, \varphi_{\text{post}} \rangle \) and \( G' = \langle V', E', \text{cmd}', V'_{\text{final}}, \varphi'_{\text{post}} \rangle \) be two iDFGs and let \( h \) be an embedding of \( G \) into \( G' \). We prove that for all \( v \in V \) and all formulas \( \varphi \), \( \mathcal{L}_G(v, \varphi) \subseteq \mathcal{L}_{G'}(h(v), \varphi) \).

The main result then follows by the following calculation.

\[
\mathcal{L}(G) = \bigcup_{v \in V_{\text{final}}} \mathcal{L}_G(v, \varphi_{\text{post}}) \\
\subseteq \bigcup_{v \in V_{\text{final}}} \mathcal{L}_{G'}(h(v), \varphi_{\text{post}}) \quad \text{By definition of } \mathcal{L}(G) \\
\subseteq \bigcup_{v \in V_{\text{final}}} \mathcal{L}_{G'}(v', \varphi_{\text{post}}) \quad \text{By above} \\
= \mathcal{L}(G') \quad \text{By definition of } \mathcal{L}(G') .
\]

The proof of the lemma is by induction on the length of \( \tau \). The base case is vacuous, because \( \epsilon \notin \mathcal{L}_{G'}(v, \varphi) \) by definition. Following Definition 4.2.2, there are two cases to consider for the inductive step:

• Case \( \{ \varphi \} \langle \sigma : 1 \rangle \{ \varphi \} \) is valid and \( \tau \in \mathcal{L}_G(v, \varphi) \). Then by the induction hypothesis, we have \( \tau \in \mathcal{L}_{G'}(h(v), \varphi) \) and the result follows immediately.

• Case \( \text{cmd}(v) = \langle \sigma : 1 \rangle \) and \( \forall \psi \in \text{in}(v). \exists u \xrightarrow{\psi} v \in E. \tau \in \mathcal{L}_G(u, \psi) \). Since \( h \) is an embedding, we have

  (i) \( \text{cmd}(h(v)) = \langle \sigma : 1 \rangle = \text{cmd}(v) \),

  (ii) \( \text{in}_G(v) = \text{in}_{G'}(h(v)), \) and

  (iii) for all \( u \xrightarrow{\psi} v \) in \( E \), \( h(u) \xrightarrow{\psi} h(v) \) belongs to \( E' \).

We have

\[
\forall \psi \in \text{in}(v). \exists u \xrightarrow{\psi} v \in E. \tau \in \mathcal{L}_G(u, \psi) \quad \text{Assumption} \\
\implies \forall \psi \in \text{in}(v). \exists u \xrightarrow{\psi} v \in E. \tau \in \mathcal{L}_{G'}(h(u), \psi) \quad \text{Induction hypothesis} \\
\iff \forall \psi \in \text{in}(h(v)). \exists u \xrightarrow{\psi} v \in E. \tau \in \mathcal{L}_{G'}(h(u), \psi) \quad (\text{ii}) \\
\implies \forall \psi \in \text{in}(h(v)). \exists u \xrightarrow{\psi} h(v) \in E'. \tau \in \mathcal{L}_{G'}(u, \psi) \quad (\text{iii})
\]

Finally, we have \( \tau(\sigma : 1) \in \mathcal{L}_{G'}(h(v), \psi) \) by the above, (i), and the definition of \( \mathcal{L}_{G'} \). \( \square \)

In the software model checking algorithm described in this section, reduction and completion play the crucial role of introducing cycles into iDFGs. As we mentioned in Section 4.5.1, \texttt{construct-idfg} produces
acyclic iDFGs, which cannot account for non-trivial repetitive behaviour. Reduction introduces cycles into iDFGs by collapsing vertices with the same labels an inputs. Completion introduces cycles into iDFGs by saturating them with all edges that do not violate the convection condition. A declarative definition for what it means for an iDFG to be reduced and complete is as follows:

**Definition 4.5.4 (Reduced, Complete).** Let \( G = (V, E, \text{cmd}, V_{\text{final}}, \varphi_{\text{post}}) \) be an iDFG.

- We say that \( G \) is complete if:
  - For any \( v \in V \) such that \( \{\bigwedge \text{in}(v)\} \text{cmd}(v) \{\varphi_{\text{post}}\} \) holds, then \( v \in V_{\text{final}} \), and
  - For any \( u, v \in V \), and any \( \varphi \in \text{in}(v) \) such that \( \{\bigwedge \text{in}(u)\} \text{cmd}(u) \{\varphi\} \) is valid, we have \( u \not\xrightarrow{e} v \in E \).

- We say that \( G \) is reduced if there exist no distinct \( u, v \in V \) such that \( \text{cmd}(u) = \text{cmd}(v) \) and \( \text{in}(u) = \text{in}(v) \).

There is a straight-forward procedure that, given an arbitrary iDFG \( G \), constructs a reduced complete iDFG \( rc(G) \) such that \( L(rc(G)) \) contains \( L(G) \). We call \( rc(G) \) the reduced completion of \( G \). This is stated formally in the following proposition:

**Proposition 4.5.5.** For every iDFG \( G = (V, E, \text{cmd}, V_{\text{final}}, \varphi_{\text{post}}) \), there is a reduced complete iDFG \( rc(G) \) that can be computed from \( G \) in \( O(|V| \cdot |E|) \) space and such that \( G \) and \( rc(G) \) have the same post-condition and \( L(G) \subseteq L(rc(G)) \).

**Proof.** We define \( rc(G) \triangleq (V', E', \text{cmd}', V'_{\text{final}}, \varphi_{\text{post}}) \), where

\[
V' \triangleq \{\text{in}_G(v), \text{cmd}(v) : v \in V\}
\]

\[
E' \triangleq \{(\Psi, (\sigma : i)) \xrightarrow{\varphi} (\Psi', (\sigma' : j)) : \varphi \in \text{cmd'}(\langle\sigma : i\rangle, \Psi) = \langle\sigma : i\rangle \}
\]

\[
\text{cmd'}(\langle\sigma : i\rangle, \Psi) \triangleq (\sigma : i)
\]

\[
V'_{\text{final}} \triangleq \{(\Psi, (\sigma : i)) : \text{cmd'}(\langle\sigma : i\rangle, \Psi) = \langle\sigma : i, \text{false}\rangle \}
\]

It is easy to check that \( rc(G) \) is well-defined. Clearly, \( G \) embeds into \( rc(G) \), using the map that sends every vertex \( v \) to \( (\text{in}_G(v), \text{cmd}(v)) \). The fact that \( L(G) \subseteq L(rc(G)) \) then follows from the embedding lemma.

Finally, we describe the merge operation. The merge operator \( G_1 \sqcap G_2 \) functions by forming the disjoint union of \( G_1 \) and \( G_2 \), and then taking the reduced completion of the resulting iDFG. Formally, we define merge as follows:

**Definition 4.5.6.** Given two disjoint iDFGs sharing the same post-condition \( G_1 = (V_1, E_1, \text{cmd}_1, V_{1\text{final}}, \varphi_{\text{post}}) \) and \( G_2 = (V_2, E_2, \text{cmd}_2, V_{2\text{final}}, \varphi_{\text{post}}) \), their merge \( G_1 \sqcap G_2 \) is defined to be \( rc(G_1 \cup G_2) \).

**Lemma 4.5.7.** Let \( G_1 \) and \( G_2 \) be disjoint iDFGs with the same post-condition. We have

\[
L(G_1) \cup \ L(G_2) \subseteq \ L(G_1 \sqcap G_2).
\]

**Proof.** First, note that \( G_1 \) and \( G_2 \) both embed into \( G_1 \cup G_2 \), so \( L(G_1) \cup L(G_2) \) follows from the embedding lemma. Then we have \( L(G_1) \cup L(G_2) \subseteq L(G_1 \sqcap G_2) = L(rc(G_1 \cup G_2)) \) by Proposition 4.5.5.
4.5.3 Putting it all together

Finally, we collect all the preceding results into a software model checking algorithm, following the trace abstraction paradigm. The algorithm appears in Algorithm 4.

```
Input : Program P, error location ℓ_{err}
Output: Safe if ℓ_{err} is unreachable; feasible error trace otherwise.
/* G is initialized to an empty iDFG with post-condition false */
cmd ← empty map;
G ← ⟨∅, ∅, cmd, 0, false⟩;
while L(P, ℓ_{err}) ⊈ L(G) do
    Pick error trace τ ∈ L(P, ℓ_{err}) \ L(G);
    if τ is feasible then
        return Unsafe: counter-example τ
    else
        G_τ ← construct-idfg(τ, false);
        G ← G \ G_τ
    end
end
return Safe
```

Algorithm 4: Software model checking using iDFGs

Partial correctness of Algorithm 4 is stated as follows:

**Theorem 4.5.8 (Partial Correctness).** Let P be a program and let ℓ_{err} be an error location. If Algorithm 4 returns Safe given P and ℓ_{err} as inputs, then ℓ_{err} is unreachable in P. If Algorithm 4 returns Unsafe, then ℓ_{err} is reachable.

Also note that Algorithm 4 is complete for refutation, as long as the step “Pick new τ ∈ L(P, ℓ_{err}) \ L(G)” chooses a shortest trace. Choosing a shortest trace ensures that the algorithm eventually enumerates all error traces, so that in particular it will enumerate a feasible error trace if one exists.

4.6 Related work

**Finite-state model checking.** One of the classical strengths of model checking is in verifying and refuting temporal properties of finite-state concurrent systems [Clarke et al., 1983]. Much of this work is centred around making exhaustive search of the state space of concurrent systems more efficient. Within this line of work, partial order reduction is the technique perhaps the most relevant to this chapter [Valmari, 1991, Peled, 1993, Godefroid, 1994]. Partial order reduction exploits the observation that in a concurrent system some commands may commute (in the sense that the end state is not affected by the order in which the commands are executed), making some interleavings redundant. Such redundant interleavings can be eliminated from the model while preserving a class of properties of interest. Like iDFGs, partial order reduction attempts to avoid the interleaving model of concurrency in favour of a partially-ordered model [Mazurkiewicz, 1986]. An interesting contrast between techniques based on partial order reduction and iDFGs is that partial order reduction exploits parallelism in programs, but iDFGs exploit parallelism in proofs. For example, consider the iDFG in Figure 4.1b. The commands ⟨x := 0 : 1⟩ and ⟨x := 1 : 2⟩ do not commute since they write to the same variable; however, their order does not matter for the proof. Figure 4.2 pictures three traces, none of which are equivalent up to commuting independent events, and yet have the same iDFG proof.
Symmetry reduction is a model-checking technique that avoids exploring redundant behaviours in concurrent systems with identical processes [Emerson and Sistla, 1996]. This sort of symmetry is not exploited by iDFGs, but we will make essential use of it in the next chapter on proof spaces.

Finite state model checking is not directly relevant to program verification because programs have infinitely many states, but can be applied indirectly by first extracting a finite abstraction of an infinite state program using predicate abstraction [Graf and Säidi, 1997] and verifying properties of the abstraction (the so-called reductionist approach to model checking software). The process of model-checking finite abstractions of infinite-state programs is sound for verification (a property that holds in the abstraction holds in the concrete program) but not refutation (an error in the abstraction does not necessarily correspond to an error in the program). However, a spurious counter-example that refutes a property in the abstraction can be used to refine it [Clarke et al., 2000]. There exist even specialized techniques for generating good refinements in a concurrent setting [Donaldson et al., 2011]. This process can be used iteratively, constructing increasingly precise abstractions until either a true counter-example is found or an abstraction that is precise enough to verify the property of interest. This algorithm is known as counter-example guided abstraction refinement (CEGAR).

Trace abstraction [Heizmann et al., 2009], which underlies the iDFG software model checking procedure Algorithm 4, serves an intuitively similar role to CEGAR. The role of abstraction is different in the two approaches. In CEGAR, a coarse model (containing many behaviours not necessarily corresponding to executions of the program) is iteratively refined by removing behaviours until all behaviours of the model are correct. In trace abstraction, a proof object is iteratively augmented by adding correct behaviours until all behaviours of the program are contained in the proof object. One may consolidate the two approaches by viewing the complement of a trace abstraction as defining an abstract model (albeit, not of the typical sort obtained via predicate abstraction). In this sense, we may conceive of an iDFG as a description of a particular type of finite-state abstraction, where the finite model is the state space of the alternating finite automaton obtained by intersecting the error trace automaton \( A(P, \ell_{\text{err}}) \) with the complement of the automaton \( A(G) \) (for some program \( P \), error location \( \ell_{\text{err}} \), and iDFG \( G \)). Finite-state model checking is complementary to the approach described in this chapter in the sense that the various techniques that have been developed for exhaustive exploration of finite state spaces (partial order reduction, symmetry reduction, symbolic techniques) may be exploited for verifying that all traces of a program are recognized by an iDFG.

Lazy abstraction. In the world of sequential program verification, the reductionist approach has been surpassed in performance by lazy abstraction techniques [Henzinger et al., 2002, McMillan, 2006]. The idea behind lazy abstraction is to tightly integrate abstraction, model checking, and refinement rather than separate them into distinct phases (as in CEGAR). Instead of constructing a sequence of increasingly precise abstract models, lazy abstraction constructs a single abstract model with variable precision at different points in the model. This variable precision overcomes a limitation of classical predicate abstraction, where the abstraction is defined by a single set of predicates: it is computationally expensive to compute the transition relation of a model with a large set of predicates, and using only relevant predicates at different points in the model reduces the expense. McMillan’s Impact algorithm takes this idea to the extreme and avoids computing the transition relation entirely, instead relying entirely on refinement to drive the synthesis of the abstract state space [McMillan, 2006]. Trace abstraction, and iDFGs in particular, can be seen as a hybrid between CEGAR and Impact. Like CEGAR, trace
abstraction separates abstraction, model checking and refinement phases; but like Impact, the abstraction phase avoids computing transition abstractions, and has varying degrees of precision throughout the proof.

The tight integration of abstraction, model checking, and refinement complicates the combination of lazy abstraction and state space reduction techniques, but some techniques have been proposed. [Cimatti et al., 2011] combines lazy abstraction with partial order reduction for verifying SystemC programs. [Wachter et al., 2013] integrates Impact with dynamic partial order reduction. [Brückner et al., 2007, Dräger et al., 2010] combines lazy abstraction and slicing to reduce the state space.

**Thread-modular reasoning** The tools of software model checking have also found use in automatic synthesis of thread-modular proofs. [Gupta et al., 2011] presents a technique for automated Rely-Guarantee reasoning [Jones, 1981] using predicate abstraction. Constraints for generating predicates to refine abstractions are encoded into recursion-free Horn clauses, allowing a great deal of flexibility in terms of encoding preferences (such as prefer predicates that do not relate local variables of different threads). Using recursion-free Horn clauses to construct an iDFG from a trace is a promising direction for future research. [Grebenshchikov et al., 2012] shows that many different program logics, including Owicki-Gries [Owicki and Gries, 1976] and Rely-Guarantee [Jones, 1981] can be encoded as recursive Horn constraints, thus enabling off-the-shelf Horn clause solvers to automatically synthesize proofs in these logics.

Thread-modular model checking [Flanagan et al., 2002] can be seen as a method for generating thread-modular proofs (in the style of Definition 4.4.3) for finite state concurrent programs. The approach of thread-modular model checking can be brought to the domain of infinite-state programs using a CEGAR approach [Henzinger et al., 2003].
Chapter 5

Proof Spaces

This chapter introduces proof spaces, a proof system for reasoning about concurrent programs with an unbounded number of threads. Proof spaces can be seen as a deconstruction of the principles behind inductive data flow graphs, generalized to handle an arbitrary number of threads. Departing from the graphical models in the previous two chapters, proof spaces are abstract mathematical structures: a proof space is simply a collection of Hoare triples closed under certain rules of inference. The inference rules allow a large set of theorems to be derived from a small set of axiomatic triples, enabling succinct proofs of multi-threaded programs. Like iDFGs, proof spaces can be used as a basis for software model checking following the trace abstraction paradigm [Heizmann et al., 2009].

5.1 Overview

We start by demonstrating proof spaces on a simple example. Consider the program in which an infinite number of threads (identified by natural numbers) execute the code below in parallel. The goal is to verify that, if \( g \geq 1 \) holds initially, then it will always hold (regardless of how many threads are executing).

\[
\begin{align*}
g &\text{ global int} \\
x &\text{ local int} \\
1: &\ x := g; \\
2: &\ g := g + x;
\end{align*}
\]

Consider the set of the Hoare triples (A) - (D) given below.

(A) \( \{g \geq 1\} \quad \{x := g : 1\} \quad \{x(1) \geq 1\} \)

(B) \( \{g \geq 1 \land x(1) \geq 1\} \quad \{g := g + x : 1\} \quad \{g \geq 1\} \)

(C) \( \{g \geq 1\} \quad \{x := g : 1\} \quad \{g \geq 1\} \)

(D) \( \{x(1) \geq 1\} \quad \{x := g : 2\} \quad \{x(1) \geq 1\} \)

Consider a proof calculus in which these triples are taken as axioms, and the rules of inference are Sequencing, Symmetry, and Conjunction. These rules are easily illustrated with concrete examples:

- **Sequencing** composes two Hoare triples such that the post-condition of the first implies the
pre-condition of the second. For example, sequencing (A) and (D) yields

\[(A : D) \quad \{g \geq 1\} \quad (x := g : 1) (x := g : 2) \quad \{x(1) \geq 1\}.\]

- **Symmetry** permutes thread identifiers. For example, renaming (A) and (C) (mapping thread 1 \(\mapsto\) 2) yields

\[(A') \quad \{g \geq 1\} \quad (x := g : 2) \quad \{x(2) \geq 1\}\]

\[(C') \quad \{g \geq 1\} \quad (x := g : 2) \quad \{g \geq 1\}\]

and renaming (D) (mapping 1 \(\mapsto\) 2 and 2 \(\mapsto\) 1) yields

\[(D') \quad \{x(2) \geq 1\} \quad (x := g : 1) \quad \{x(2) \geq 1\}.\]

- **Conjunction** composes two Hoare triples by conjoining pre- and post-conditions. For example, conjoining (A') and (C') yields

\[(A' \land C') \quad \{g \geq 1\} \quad (x := g : 2) \quad \{g \geq 1 \land x(2) \geq 1\},\]

and conjoining (A) and (D') yields

\[(A \land D') \quad \{g \geq 1 \land x(2) \geq 1\} \quad (x := g : 1) \quad \{x(1) \geq 1 \land x(2) \geq 1\}.\]

A **proof space** is a set of valid Hoare triples that is closed under **Sequencing**, **Symmetry**, and **Conjunction** (that is, it is a **theory** of this proof calculus). Any finite set of valid Hoare triples generates an infinite proof space by considering those triples to be axioms and taking their closure under the inference rules; we call such a finite set of Hoare triples a **basis** for the generated proof space.

Note that sequencing and conjunction are precisely the rules that justify the correctness argument of iDFGs (Proposition 4.2.3). Indeed, a reduced complete iDFG (Definition 4.5.4) can be thought of as a variation of a proof space that omits the necessity of closure under the symmetry rule. Adding the symmetry rule allows the framework to be applied to programs with an arbitrary number of threads.

Interestingly, the Hoare triples (A) – (D) along with the inference rules (**Sequencing**, **Symmetry**, and **Conjunction**) are sufficient to prove the correctness of *any* trace of the example program. That is, for any trace \(\tau\) of the program, \(\{g \geq 1\} \tau \{g \geq 1\}\) belongs to the proof space generated by (A) – (D), regardless of which or how many threads execute in \(\tau\). This raises an important algorithmic question of *how can we mechanically check this fact?* As we argued previously, the distinction between formal proof systems and ad-hoc reasoning is that proofs in formal systems can be checked mechanically. To answer this question, we devise **predicate automata**, a class of infinite-state automata that accept languages over an infinite alphabet. We show that, given a program \(P\), an error location \(\ell_{err}\), and finite basis \(H\) for a proof space, the question of whether every error trace \(\tau \in L(P, \ell_{err})\) is proved infeasible by the proof space \(\{\{true\} \tau \{false\}\) is derivable from \(H\) using **Sequencing**, **Symmetry**, and **Conjunction** can be reduced to the emptiness problem for predicate automata. We prove that emptiness checking is undecidable for general predicate automata, but we give a semi-algorithm that is sound and that is complete for non-emptiness. We show that the semi-algorithm is in fact a decision procedure for a class of predicate automaton that corresponds to proof spaces where each assertion refers to the local variables.
of at most one thread. We introduce *emptiness certificates*, a formal system that can be used to prove emptiness of predicate automata in the case that the semi-algorithm fails to terminate, and which can be mechanically checked.

To appreciate the simplicity proof spaces, consider the following inductive invariant for the program, a classical notion of correctness proof for multi-threaded programs [Ashcroft, 1975]:

$$g \geq 1 \land (\forall i \in \text{Thread}.\text{loc}(i) = 2 \implies x(i) \geq 1).$$

The invariant indicates that \(g\) is at least 1, and all threads \(i\) at line 2 of the program have \(x(i)\) at least 1. This invariant is fairly simple, but it makes use of features that are exotic from the standpoint of sequential program verification: thread quantification (\(\forall i \in \text{Thread}\)), and control predicates (\(\text{loc}(i) = 2\)). In contrast, the triples (A) – (D) are of the form one might expect to generate from a trace using a sequential verifier. Indeed, in Section 5.5 we will show how proof spaces can be used to leverage technology from sequential verification for verifying multi-threaded programs following the trace abstraction paradigm [Heizmann et al., 2009]. Phrased differently: rather than enriching the language of assertions (with thread quantification and control predicates) and employing powerful symbolic reasoning, proof spaces use simple assertions that can be combined using combinatorial reasoning (i.e., without a theorem prover). We show that despite restricting proof spaces to a simple assertional language, they are complete relative to the inductive invariant method in which both thread quantification and control predicates are admitted into the language of assertions.

The organization of this chapter is as follows:

- Section 5.2 defines proof spaces and formulates their associated proof rule for verifying non-reachability properties.
- Section 5.3 shows how the premise of the proof space rule can be checked mechanically using *predicate automata*.
- Section 5.4 investigates the expressive power of proof spaces. We prove that proof spaces are complete with respect the inductive invariant method [Ashcroft, 1975].
- Section 5.5 shows how proof spaces can be used in software model checking.
- Section 5.6 compares proof spaces with related work.

### 5.2 Proof spaces

We will now introduce *proof spaces*, the central technical idea of this chapter. A proof space is simply a set of Hoare triples that is closed under the inference rules of **Sequencing**, **Symmetry**, and **Conjunction**.

Given the prominence of conjunction in proof spaces, it is convenient to use a slight variation of Hoare triples in which the pre-condition and post-condition are *sets* of assertions, interpreted conjunctively. For the remainder of this chapter a Hoare triple is of the form \(\{\varphi_1 \land \cdots \land \varphi_m\} \langle \sigma : i \rangle \{\psi_1 \land \cdots \land \psi_n\}\) where \(\varphi_1 \land \cdots \land \varphi_m\) and \(\psi_1 \land \cdots \land \psi_n\) denote the sets \(\{\varphi_1, \ldots, \varphi_m\}\) and \(\{\psi_1, \ldots, \psi_n\}\), respectively. We identify the assertion true with the empty conjunction.

The **sequencing rule** is a variant of the familiar one from Hoare logic. It allows two Hoare triples to be composed sequentially to prove a property of longer trace (and in particular, repeated applications
of the sequencing rule allow proof spaces to reason about loops). We omit the rule of consequence from Hoare logic, and instead incorporate consequence in sequencing: we allow triples \( \{ \varphi_0 \} \tau_0 \{ \varphi_1 \} \) and \( \{ \varphi'_1 \} \tau_1 \{ \varphi_2 \} \) to be composed when \( \varphi_1 \) entails \( \varphi'_1 \). A design goal of proof spaces is that the inference rules should be purely combinatorial (and thus, should not require access to a theorem prover to discharge the entailment), and so we use a syntactic formulation of entailment. Recalling that pre-condition and post-conditions of Hoare triples are sets of assertions interpreted conjunctively, \( \varphi \supseteq \psi \) implies that \( \varphi \) entails \( \psi \). The sequencing rule is formalized as follows:

\[
\text{Sequencing} \quad \frac{\{ \varphi_0 \} \tau_0 \{ \varphi_1 \} \varphi_1 \supseteq \varphi'_1 \{ \varphi'_1 \} \tau_1 \{ \varphi_2 \}}{\{ \varphi_0 \} \tau_0 \tau_1 \{ \varphi_2 \}}
\]

Suppose \( P = (\text{Loc}, \Sigma, \ell_{\text{init}}, N) \) is a program. The symmetry rule exploits the fact that thread identifiers in \( P \) are interchangeable, and therefore uniformly permuting thread identifiers in a valid Hoare triple yields another valid Hoare triple. For any permutation \( \pi : N \rightarrow N \) of thread identifiers and any formula \( \varphi \), we use \( \varphi[\pi] \) to denote the result of substituting every local variable \( x(i) \) in \( \varphi \) with \( x(\pi(i)) \). The symmetry rule is formalized as follows:

\[
\text{Symmetry} \quad \frac{\{ \varphi \} \langle \sigma_1 : i_1 \rangle \cdots \langle \sigma_n : i_n \rangle \{ \psi \} \quad \pi : N \rightarrow N \text{ is a permutation}}{\{ \varphi[\pi] \} \langle \sigma_1 : \pi(i_1) \rangle \cdots \langle \sigma_n : \pi(i_n) \rangle \{ \psi[\pi] \}}
\]

Lastly, the rule of conjunction allows one to combine two theorems about the same trace by conjoining preconditions and post-conditions:

\[
\text{Conjunction} \quad \frac{\{ \varphi_1 \} \tau \{ \psi_1 \} \{ \varphi_2 \} \tau \{ \psi_2 \}}{\{ \varphi_1 \land \varphi_2 \} \tau \{ \psi_1 \land \psi_2 \}}
\]

Next, we formalize our notion of a proof space:

**Definition 5.2.1 (Proof space).** A proof space \( \mathcal{H} \) is a set of valid Hoare triples that is closed under Sequencing, Symmetry, and Conjunction.

The idea behind using proof spaces as correctness proofs can be summarized in the following proof rule. Let \( P = (\text{Loc}, \Sigma, \ell_{\text{init}}, N) \) be a program, and let \( \ell_{\text{err}} \) be an error location. If we can find a proof space \( \mathcal{H} \) such that for every error trace \( \tau \in \mathcal{L}(P, \ell_{\text{err}}) \), the Hoare triple \( \{ \text{true} \} \tau \{ \text{false} \} \) belongs to \( \mathcal{H} \), then \( \ell_{\text{err}} \) is unreachable in \( P \).

Our main interest in proof spaces is in using the above proof rule as a foundation for software model checking. Towards this end, we augment proof spaces with additional conditions that make it possible to manipulate them algorithmically. We call the proof spaces satisfying these conditions regular proof spaces. First, we define basic Hoare triples, which are the “generators” of such proof spaces. The idea behind basic Hoare triples is that they should be as simple as possible. This is realized in three ways. First, for any basic Hoare triple \( \{ \varphi \} \tau \{ \psi \} \), \( \tau \) always consists of exactly one command: if \( \tau \) is any longer, then \( \{ \varphi \} \tau \{ \psi \} \) can be generated from simpler Hoare triples via Sequencing. Second, for any basic Hoare triple \( \{ \varphi \} \tau \{ \psi \} \), \( \psi \) is a singleton: if \( \psi \) is a conjunction, then \( \{ \varphi \} \tau \{ \psi \} \) can be generated from simpler Hoare triples via Conjunction. Third, for any basic Hoare triple \( \{ \varphi \} \tau \{ \psi \} \), the threads
that appear in the pre-condition $\varphi$ should also appear in $\tau$ or the post-condition $\psi$ (otherwise, they are irrelevant to the proof). Formally,

**Definition 5.2.2** (Basic Hoare triple). A basic Hoare triple is a valid Hoare triple of the form \{\varphi\} (σ : i) {ψ} where

1. $\psi$ is a singleton

2. any thread that appears in the pre-condition $\varphi$ is either $i$ or appears in the post-condition (“the pre-condition mentions only relevant threads”). That is, for each thread $j \neq i \in N$ such that some local variable $x(j)$ of $j$ appears in $\varphi$, some local variable $y(j)$ of $j$ must appear in $\psi$.

**Definition 5.2.3** (Regular). We say that a proof space $\mathcal{H}$ is regular if there exists a finite set of basic Hoare triples $H$ such that $\mathcal{H}$ is the smallest proof space that contains $H$. We call $H$ a basis for $\mathcal{H}$.

The remainder of this chapter studies some of the natural questions surrounding proof spaces. In the next section, we address the problem of how one may mechanically check proofs (how can we be assured that a proof space proves a non-reachability property?). In Section 5.4, we study the expressible power of proof spaces (what can be proved using proof spaces?). In Section 5.5, we show how proof spaces can be used in software model checking (how can we generate proof spaces automatically?). But before we address these questions, we will present an example of proof spaces in action.

**5.2.1 Motivating Example**

Consider a simplified implementation of a thread pool, where an arbitrary number of threads execute the code appearing in Figure 5.1a. The global variable `tasks` holds an array of tasks of length `len`, the global variable `next` stores the index of the next available task, and the global variable `m` is a lock that protects access to `next`. Each thread $i$ has two local variables $c(i)$ and `last(i)` that represent the current and last task in the block of tasks acquired by thread $i$. Each thread operates by acquiring a block of 10 consecutive tasks (lines 1-8) and then performing the tasks in its block in sequence (lines 9-13). The `else` branch (line 6) ensures that once the last of the `tasks` array is reached, all remaining threads that attempt to acquire a block of tasks acquire an empty block ($c = \text{last}$).

The property of interest in this program is that no two threads are assigned the same task. A PLIP program that encodes the essential features of this program is pictured in Figure 5.1b. The property of interest encoded as non-reachability of the error location $\ell_{err}$. The encoding makes use of an additional global variable `other` that stores the position of a task that has been allocated to some (“other”) thread. Initially, `other` is assumed to be greater than the length of the tasks array `len`, and whenever a thread works on a task it may non-deterministically choose to store that task into `other`. The error location is reached when a thread $i$ finds that `other` contains the task $c(i)$ that $i$ is working on. Intuitively, the property holds because each thread $i$ is assigned an interval of tasks $[c(i), \text{last}(i))$, and the intervals assigned to different threads may not overlap (for all $j$ not equal to $i$, we must have \text{last}(i) \leq c(j) \text{ or } \text{last}(j) \leq c(i)$).

**Proof space for thread pooling** Figure 5.2 pictures a set of basic Hoare triples that generates a proof space for the thread pooling program. In the figure, the Hoare triples are categorized into six groups: *Disjoint, Invariance, Bound, Locking, Left, and Right*. The *Disjoint* group is responsible for
global int : len \hspace{1em} // total number of tasks
global int array(len) : tasks \hspace{1em} // array of tasks
global int : next \hspace{1em} // position of next available task block
global lock : m \hspace{1em} // lock protecting next

Thread:
local int : c \hspace{1em} // position of current task
local int : last; \hspace{1em} // position of last task in the block

// acquire block of tasks
1 acquire(m)
2 c := next
3 next := next + 10
4 if (next <= len):
5 \hspace{1em} last := next
6 else:
7 \hspace{1em} last := len
8 release(m)

// perform block of tasks
9 while (c < last):
\hspace{1em} // work on task[c]
10 c := c + 1

(a) Pseudo-code for a simple thread pool.

![Figure 5.1: Thread pooling example, adapted from [Sanchez et al., 2012].](image_url)
### Disjoint

<table>
<thead>
<tr>
<th>Condition</th>
<th>{true}</th>
<th><img src="#" alt="Next &gt; len" /></th>
<th><img src="#" alt="len &lt; next" /></th>
</tr>
</thead>
<tbody>
<tr>
<td><img src="#" alt="last := len" /> <img src="#" alt="last := next" /></td>
<td><img src="#" alt="last(1) ≤ next" /> <img src="#" alt="last(1) ≤ next" /></td>
<td></td>
<td></td>
</tr>
<tr>
<td><img src="#" alt="next := next + 10" /> <img src="#" alt="last(1) ≤ next" /></td>
<td><img src="#" alt="c := next : 2" /> <img src="#" alt="last(1) ≤ c(2)" /></td>
<td></td>
<td></td>
</tr>
<tr>
<td><img src="#" alt="last(1) ≤ c(2)" /> <img src="#" alt="c := c + 1 : 2" /></td>
<td><img src="#" alt="last(1) ≤ c(2)" /></td>
<td></td>
<td></td>
</tr>
<tr>
<td><img src="#" alt="true" /></td>
<td><img src="#" alt="true" /></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### Invariance

<table>
<thead>
<tr>
<th>Condition</th>
<th><img src="#" alt="ϕ" /> ⟨σ : i⟩ <img src="#" alt="ϕ" /></th>
</tr>
</thead>
<tbody>
<tr>
<td><img src="#" alt="true" /> <img src="#" alt="σ : i" /> <img src="#" alt="ϕ" /></td>
<td><img src="#" alt="true" /></td>
</tr>
</tbody>
</table>

(for all \(ϕ, σ, i\) where the set of variables modified by \(σ : i\) is disjoint from the variables that appear in \(ϕ\)).

### Left

<table>
<thead>
<tr>
<th>Condition</th>
<th>{true}</th>
<th><img src="#" alt="Next &lt;= len" /></th>
<th><img src="#" alt="len &lt;= other" /></th>
</tr>
</thead>
<tbody>
<tr>
<td><img src="#" alt="last(1) ≤ other" /> <img src="#" alt="last(1) ≤ other" /></td>
<td><img src="#" alt="last(1) ≤ other" /> <img src="#" alt="true" /></td>
<td></td>
<td></td>
</tr>
<tr>
<td><img src="#" alt="len ≤ other" /> <img src="#" alt="true" /></td>
<td><img src="#" alt="true" /></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### Right

<table>
<thead>
<tr>
<th>Condition</th>
<th><img src="#" alt="other := c" /> <img src="#" alt="other := c" /></th>
</tr>
</thead>
<tbody>
<tr>
<td><img src="#" alt="other := c" /> <img src="#" alt="other := c" /></td>
<td><img src="#" alt="true" /></td>
</tr>
</tbody>
</table>

### Bound

<table>
<thead>
<tr>
<th>Condition</th>
<th><img src="#" alt="true" /></th>
<th><img src="#" alt="c &lt; last : 1" /> <img src="#" alt="c(1) &lt; last(1)" /></th>
</tr>
</thead>
</table>

### Locking

<table>
<thead>
<tr>
<th>Condition</th>
<th><img src="#" alt="true" /></th>
<th><img src="#" alt="acquire(m)" /> <img src="#" alt="m = 1" /></th>
</tr>
</thead>
<tbody>
<tr>
<td><img src="#" alt="m = 1" /> <img src="#" alt="acquire(m)" /> <img src="#" alt="false" /></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Figure 5.2: A basis for a proof space for the thread pooling example.
proving that threads are assigned disjoint intervals of tasks. The Invariance group is responsible for maintaining invariants under the action of irrelevant commands. The Bound triple is responsible for proving that a thread never exceeds the interval of tasks to which it is assigned. The Locking group is responsible for proving infeasibility of traces that violate locking semantics. Finally the Left and Right groups are responsible for proving infeasibility of error traces, either because the other task lies to the left or right of the task assigned to the thread that enters the error location.

We now demonstrate how the proof space is used to argue for the correctness of the program. We must show that for every trace \( \tau \) of \( P \) that reaches \( \ell_{\text{err}} \) there exists a derivation of \{true\} \( \tau \) \{false\} that can be constructed from the triples in Figure 5.2 using the inference rules of Symmetry, Conjunction, and Sequencing.

Let us first consider the pair of Hoare triples in the Locking group. Recall that we treat the acquire(m) command as the atomic sequence \( \text{atomic}[m = 0]; m := 1 \) and release(m) command as the assignment \( m := 0 \). The Locking Hoare triples encapsulate the reasoning required to prove that the lock \( m \) provides mutually exclusive access to the variable next. Any trace that violates the locking semantics can be proved infeasible using the Hoare triples in the Locking and Invariance groups along with the Sequencing and Symmetry rules. To see why, observe that any trace \( \tau \) that violates locking semantics can be decomposed as follows:

\[
\tau = \tau_1 \cdot (\text{acquire(m)} : i) \cdot \tau_2 \cdot (\text{acquire(m)} : j) \cdot \tau_3
\]

where \( m \) is not released along \( \tau_2 \). Observe that the following Hoare triples belong to the proof space generated by the basis in Figure 5.2:

\[
\begin{align*}
\{\text{true}\} & \quad \tau_1 & \quad \{\text{true}\} & \quad \text{Invariance, Sequencing} \\
\{\text{true}\} & \quad (\text{acquire(m)} : i) & \quad \{m = 1\} & \quad \text{Locking} \\
\{m = 1\} & \quad \tau_2 & \quad \{m = 1\} & \quad \text{Invariance, Sequencing} \\
\{m = 1\} & \quad (\text{acquire(m)} : j) & \quad \{\text{false}\} & \quad \text{Locking} \\
\{\text{false}\} & \quad \tau_3 & \quad \{\text{false}\} & \quad \text{Invariance, Sequencing}
\end{align*}
\]

By Sequencing the above triples, we may infer \{true\} \( \tau \) \{false\}. We conclude that for any trace \( \tau \) that violates locking semantics, an infeasibility theorem for \( \tau \) belongs to the proof space generated by the basis in Figure 5.2.

We are now free to concentrate on the error traces that do respect locking semantics. The Hoare triples in the Disjoint group can be used to show that if threads (say threads 2 and 9) both acquire a block of tasks along a trace \( \tau \), then either \{true\} \( \tau \) \{last(2) \leq c(9) \} or \{true\} \( \tau \) \{last(9) \leq c(2) \} may derived (depending on the order in which the threads acquired their tasks). An example of such a trace (which can be proved from the Disjoint and Invariance axioms using Sequencing and Symmetry) appears in Figure 5.3(a). We encourage the reader to convince themself that if the trace in Figure 5.3(a) is extended by the initialization sequence of a third thread (say, thread 5) to obtain a trace \( \tau' \), then

\[
\{\text{true}\} \quad \tau' \\{\text{last(2) \leq c(9) \land last(2) \leq c(5) \land last(9) \leq c(5)}\}
\]

also belongs to the proof space (using the Conjunction rule). More generally, one can see that the argument that threads are assigned disjoint intervals of tasks can be adapted to traces with any number of threads.
Since threads are assigned disjoint intervals of tasks, the guard \([c = \text{other}]\) leading to the error location is never satisfied: either \(c\) is strictly less than \(\text{other}\) or strictly greater. Figure 5.3(b) and (c) give two proofs to this effect (derivable from the \(\text{Left}\) and \(\text{Right}\) axioms respectively, along with the invariance axioms and the inference rules). By concatenating the trace in Figure 5.3(a) with the one in (b) (and similarly (c)), we arrive at an error trace of \(L(P, \ell_{err})\) along with a derivation of its infeasibility.

The proof space proves infeasibility of not just these two example traces, but in fact all error traces of \(L(P, \ell_{err})\). That is, for any error trace \(\tau \in L(P, \ell_{err})\), it is possible to derive \(\{\text{true}\} \tau \{\text{false}\}\) using the \textit{Symmetry}, \textit{Sequencing}, and \textit{Conjunction} rules starting from the axioms given in Figure 5.2. The question is: how can one be assured that all (infinitely many) error traces can be proved infeasible in this way? In Section 5.3 we will show how to formalize such an argument, and moreover, give a procedure for checking that it holds.

### 5.3 Proof checking

This section tackles the question: \textit{how we can convince ourselves that a proof space proves infeasibility of all traces of a program that violate a given non-reachability property?} Our solution to this problem begins by introducing a new class of automata, \textit{predicate automata}, which can be used to represent both the set of error traces of a program and the set of traces \(\tau\) such that \(\{\text{true}\} \tau \{\text{false}\}\) belongs to a given regular proof space. We show that the problem of checking whether every error trace is proved infeasible by a given regular proof space can be reduced to the emptiness problem for predicate automata.

Thus, predicate automata serve the same role for proof spaces that alternating finite automata serve for iDFGs (Section 4.3). We show that the emptiness problem is undecidable in general, but we give a...
semi-algorithm and show that it is a decision procedure for an interesting class of predicate automata. Last, we give a mechanically verifiable system for proving that a predicate automaton accepts an empty language.

5.3.1 Predicate automata

Predicate automata are a class of infinite-state automata that recognize languages over an alphabet of the form $\Sigma \times N$, where $\Sigma$ is a finite set of labels (program commands) and $N$ is a possibly infinite set of indices (thread identifiers). They can be understood informally by analogy with alternating finite automata. In the special case that the set of indices $N$ is a singleton, there is in fact an exact correspondence between predicate automata and alternating finite automata, but generally we will be interested in the case that $N$ is infinite. If one thinks of alternating finite automata as “propositional logic automata,” one might think of predicate automata as “first-order logic automata.” An alternating finite automaton is equipped with a finite set of states, and its transition function assigns to each state and each letter of its (finite) alphabet a positive Boolean formula with propositions drawn from the set of states. Conjunctions in such formulas are interpreted as universal choice and disjunction as existential choice. A predicate automaton (PA) is equipped with a relational first-order vocabulary $\langle Q, ar \rangle$ consisting of a finite set of predicate symbols $Q$ and a function $ar : Q \to N$ that maps each predicate symbol to its arity. A state of a PA is a proposition of the form $q(i_1, \ldots, i_{ar(q)})$, where $q \in Q$ is a predicate symbol and $i_1, \ldots, i_{ar(q)} \in N$ are indices. A PA’s transition function assigns each predicate symbol $q$ and each label $\sigma$ a positive formula $\delta(q, \sigma)$ over the vocabulary $\langle Q, ar \rangle$. The transition function can be thought of as a symbolic representation of an infinite transition function that maps each proposition $q(i_1, \ldots, i_{ar(q)})$ and each letter $\langle \sigma : i \rangle$ to the ground formula obtained by instantiating the free variables in the formula $\delta(q, \sigma)$ (the “formal parameters”) with the indices $i, i_1, \ldots, i_{ar(q)}$ (the “actual parameters”).

We now define predicate automata. Fix a countable linearly ordered set of variable symbols $\{i_0, i_1, \ldots\}$, ranging over indices. Given a relational vocabulary $\langle Q, ar \rangle$, we define the set of positive formulas $F(Q, ar)$ over $\langle Q, ar \rangle$ to be the set of quantifier-free negation-free formulas where each atom is either (1) a proposition of the form $q(i_1, \ldots, i_n)$ (where $j_1, \ldots, j_n \in N$), or (2) an equation $i_j = i_k$ (where $j, k \in N$), or (3) a dis-equation $i_j \neq i_k$ (where $j, k \in N$). The syntax of positive formulas is defined explicitly in Figure 5.4a. Predicate automata are defined as follows:

**Definition 5.3.1 (Predicate automata).** A predicate automaton (PA) is a 7-tuple $A = \langle Q, ar, \Sigma, N, \delta, \varphi_{start}, F \rangle$

where

- $\langle Q, ar \rangle$ is a relational vocabulary,
- $\Sigma$ is a finite set of labels,
- $N$ is a (possibly infinite) set of indices,
- $\varphi_{start} \in F(Q, ar)$ is an initial formula with no free variables,
- $F \subseteq Q$ is a set of accepting predicate symbols, and

---

1Such languages are commonly called data languages [Neven et al., 2004].
Chapter 5. Proof Spaces

71

We define the language recognized by a predicate automaton similarly to the way that we defined the language recognized by an alternating finite automaton (Definition 4.3.3).

Definition 5.3.2 (PA semantics). Let \( A = \langle Q, ar, \Sigma, N, \delta, \varphi_{\text{start}}, F \rangle \) be a predicate automaton. Define \( F(Q, N, ar) \) to be the set of ground formulas (without free variables) in the vocabulary \( \langle Q, N, ar \rangle \) consisting of the relational vocabulary \( \langle Q, ar \rangle \) plus the constant symbols \( N \) (the syntax of ground formulas is given explicitly in Figure 5.4b). Define a function \( \mathcal{L}_A : F(Q, N, ar) \rightarrow 2^{2^{|N|}^*} \) mapping ground formulas
to trace languages to be the least function (in point-wise subset inclusion order) such that:

\[
\epsilon \in L_A(q(1_1, \ldots, 1_{ar(q)})) \iff q \in F
\]

\[
\tau(\sigma : i) \in L_A(q(1_1, \ldots, 1_{ar(q)})) \iff \tau \in L_A(\delta(q, \sigma)[i_0 \mapsto i, i_1 \mapsto 1, \ldots, i_n \mapsto 1_n])
\]

\[
\tau \in L_A(1 = j) \iff i = j
\]

\[
\tau \in L_A(1 \neq j) \iff i \neq j
\]

\[
\tau \in L_A(\varphi \land \psi) \iff \tau \in L_A(\varphi) \text{ and } \tau \in L_A(\psi)
\]

\[
\tau \in L_A(\varphi \lor \psi) \iff \tau \in L_A(\varphi) \text{ or } \tau \in L_A(\psi)
\]

Define \( L(A) \), the language recognized by \( A \), to be \( L_A(\varphi_{\text{init}}) \).

It will often be useful, particularly when we describe our semi-algorithm for checking emptiness of predicate automata, to use a more operational definition of the language recognized by predicate automaton. We may associate with any predicate automaton a nondeterministic transition system with transitions labelled by letters of its alphabet. The states of the transition system are the configurations of the automaton:

**Definition 5.3.3** (Configuration). Let \( A = \langle Q, ar, \Sigma, N, \delta, \varphi_{\text{start}}, F \rangle \) be a PA. A configuration \( C \) of \( A \) is finite set of ground propositions of the form \( q(1_1, \ldots, 1_{ar(q)}) \), where \( q \in Q \) and \( 1_1, \ldots, 1_{ar(q)} \in N \). Equivalently, the configurations of \( A \) are the finite structures over the relational vocabulary \( \langle Q, ar \rangle \), in the usual sense of first-order logic.

We now define the transitions of the automaton. Let \( A = \langle Q, ar, \Sigma, N, \delta, \varphi_{\text{start}}, F \rangle \) be a PA. For any ground formula \( \varphi \in \mathcal{L}(Q, N, ar) \), we let \( \text{Cubes}(\varphi) \) be the set of cubes in the disjunctive normal form of \( \varphi \). We may think of \( \text{Cubes}(\varphi) \) as the set of “minimal” configurations that satisfy \( \varphi \). \( \text{Cubes}(\varphi) \) is defined explicitly as follows:

\[
\text{Cubes}(q(1_1, \ldots, 1_n)) \triangleq \{\{q(1_1, \ldots, 1_n)\}\}
\]

\[
\text{Cubes}(i = j) \triangleq \begin{cases} 
\{0\} & \text{if } i = j \\
\emptyset & \text{otherwise}
\end{cases}
\]

\[
\text{Cubes}(i \neq j) \triangleq \begin{cases} 
\{0\} & \text{if } i \neq j \\
\emptyset & \text{otherwise}
\end{cases}
\]

\[
\text{Cubes}(\varphi \land \psi) = \{C \cup C' : C \in \text{Cubes}(\varphi) \land C' \in \text{Cubes}(\psi)\}
\]

\[
\text{Cubes}(\varphi \lor \psi) \triangleq \text{Cubes}(\varphi) \cup \text{Cubes}(\psi)
\]

For any configuration \( C \) and any letter \( (\sigma : i) \), we define the set of \( C \)'s successors as:

\[
\text{Post}_A(C, \sigma : i) \triangleq \text{Cubes}(\bigwedge \{\delta(q, \sigma)[i_0 \mapsto i, i_1 \mapsto 1, \ldots, i_{ar(q)} \mapsto 1_{ar(q)}] : q(1_1, \ldots, 1_{ar(q)}) \in C\})
\]

We say that a configuration \( C \) transitions to another \( C' \) upon reading \( (\sigma : i) \), written \( C \xrightarrow{\sigma : i} C' \), if and only if \( C' \in \text{Post}_A(C, \sigma : i) \).

A configuration \( C \) is initial if and only if \( C \in \text{Cubes}(\varphi_{\text{init}}) \). A configuration is accepting if for all propositions \( q(1_1, \ldots, 1_{ar(q)}) \in C \), we have that \( q \in F \) is an accepting predicate symbol; otherwise, it is
The connection between the language recognized by a predicate automaton (Definition 5.3.2) and its associated transition system is as follows.

Proposition 5.3.4. Let \( A = \langle Q, ar, \Sigma, N, \delta, \varphi_{\text{start}}, F \rangle \) be a PA. A trace \( \tau = \langle \sigma_1 : 1_1 \cdots \sigma_n : 1_n \rangle \in \Sigma(N)^* \) belongs to \( \mathcal{L}(A) \) if and only if there exists a sequence of configurations \( C_n, \ldots, C_0 \) (an accepting sequence) such that \( C_n \) is initial, \( C_0 \) is accepting, and for each \( r \in \{1, \ldots, n\} \), \( C_r \xrightarrow{\sigma_r : 1_r} C_{r-1} \).

It is important to note that the definition of accepting sequences above implies that predicate automata read their input from right to left rather than left to right. This simplifies our presentation by obviating the need for language reversals that would otherwise be necessary (cf. the case of recognizing iDFG languages with alternating finite automata, Section 4.3).

### 5.3.2 Recognizing error traces

Our first example of a predicate automaton will be the one constructed to accept the language of traces of a program that violate some given non-reachability property. The construction can be seen as a generalization of the alternating finite automaton construction in Section 4.3.2 to an arbitrary set of threads. Let \( P = \langle \text{Loc}, \Sigma, \ell_{\text{init}}, N \rangle \) be a program and let \( \ell_{\text{err}} \) be an error location. We construct the predicate automaton \( A(P, \ell_{\text{err}}) = \langle Q, ar, \Sigma, N, \delta, \varphi_{\text{start}}, F \rangle \) that recognizes \( \mathcal{L}(P, \ell_{\text{err}}) \) as follows:

- \( Q = \{ I, \text{err} \} \cup \text{Loc} \), where \( I \) and \( \text{err} \) are distinguished predicate symbols not belonging to \( \text{Loc} \). \( I \) and \( \text{err} \) are nullary predicate symbols, and each \( \ell \in \text{Loc} \) is monadic. We construct \( A(P, \ell_{\text{err}}) \) so that

  - a trace \( \tau \) is accepted starting from the state \( \ell(i) \) (i.e., \( \tau \in \mathcal{L}_A(P,\ell_{\text{err}})(\ell(i)) \)) iff \( \tau|_i \) corresponds to a control flow path of \( P \) from \( \ell_{\text{init}} \) to \( \ell \), where \( \tau|_i \) is the trace obtained from \( \tau \) by deleting every command not executed by \( i \).

  - a trace \( \tau \) is accepted starting from \( I \) (which we call the initializer state) iff \( \tau \) is an interleaved control flow path of \( P \) (from the initial control state \( \text{loc}_{\text{init}} \) to any control state).

  - a trace \( \tau \) is accepted starting from \( \text{err} \) iff there exists a thread \( i \) such that \( \tau|_i \) is a control flow path of \( P \) from \( \ell_{\text{init}} \) to \( \ell_{\text{err}} \).

- The transition function is defined as follows:

\[
\delta(\ell(i), \langle \sigma : j \rangle) \triangleq \begin{cases} 
\text{Follow } \sigma \text{ backwards} & \text{Ignore other threads} \\
(i = j \land \text{src}(\sigma)(i)) \lor (i \neq j \land \ell(i)) & \text{if } \ell = \text{tgt}(\sigma) \\
(i \neq j \land \ell(i)) & \text{if } \ell \neq \text{tgt}(\sigma) 
\end{cases}
\]

\[
\delta(I, \langle \sigma : i \rangle) \triangleq I \land \text{src}(\sigma)(i) \quad \text{Remain on } I \land \text{initialize thread } i \text{'s program counter}
\]

\[
\delta(\text{err}, \langle \sigma : i \rangle) \triangleq \begin{cases} 
\text{err} \lor \text{src}(\sigma)(i) & \text{if } \text{tgt}(\sigma) = \ell_{\text{err}} \\
\text{err} & \text{if } \text{tgt}(\sigma) \neq \ell_{\text{err}} 
\end{cases} \quad \text{Follow edge backwards if it leads to } \ell_{\text{err}}
\]

- \( \varphi_{\text{init}} \triangleq I \land \text{err} \) (All threads have valid control flow, and some thread is at the error location)

- \( F \triangleq \{ \ell_{\text{init}}, I \} \) (Accept when every thread is at \( \ell_{\text{init}} \); the initializer \( I \) is persistent)
This construction yields the following proposition.

**Proposition 5.3.5.** Let \( P = (\text{Loc}, \Sigma, \ell_{\text{init}}, N) \) be a program and let \( \ell_{\text{err}} \in \text{Loc} \) be a control location. \( A(P, \ell_{\text{err}}) \) recognizes language of error traces \( L(P, \ell_{\text{err}}) \).

### 5.3.3 Recognizing proof space languages

Let \( \mathcal{H} \) be a regular proof space with basis \( H \). We now show how to construct a predicate automaton \( A(H) \) that recognizes the set of traces \( \tau \) such that \( \{ \text{true} \} \tau \{ \text{false} \} \in \mathcal{H} \). The predicate automaton \( A(H) \) closely mirrors the structure of \( H \): the predicates of \( A(H) \) correspond to the assertions in \( H \), and each Hoare triple in \( H \) corresponds to a transition.

First we give some auxiliary definitions that will allow us to define \( A(H) \) succinctly. The Symmetry rule of proof spaces suggests that we should not distinguish between assertions that are identical up to renaming thread identifiers. For any formula \( \varphi \), let \( \text{tid}(\varphi) \) be the sequence of the thread identifiers that appear in \( \varphi \), in the order of their first occurrence from left to right. For example, we have \( \text{tid}(m(3) < m(2)) = 3, 2 \). Let \( \varphi \) be a formula and \( i_1, \ldots, i_n = \text{tid}(\varphi) \). We define the canonical name \( [\varphi] \) of \( \varphi \) to be the formula obtained by replacing each thread identifier \( i_j \) with \( j \). For example, we have \( [m(3) < m(2)] = m(1) < m(2) \). We will construct the predicate automaton \( A(H) \) so that its vocabulary consists of the set of all canonical names of assertions that appear \( H \), where the arity of a canonical name \( [\varphi] \) is the number of distinct thread identifiers that appear in \( \varphi \).

Next, we show how a basic Hoare triple corresponds to a transition of a predicate automaton. For a concrete example, consider the Hoare triple

\[
\{ t(3) \geq 0 \land t(9) > t(3) \} \langle t := 2* t : 9 \rangle \{ t(9) > t(3) \}.
\]

This triple corresponds to the transition

\[
\delta([t(1) > t(2)](i, j), \sigma : k) = [t(1) \geq 0] \land [t(1) > t(2)](k, j) \land i \neq j \land i = k \land j \neq k.
\]

Notice that the substitution instances of this transition (instantiating the variables \( i, j, \) and \( k \) with concrete indices) correspond exactly to the set of Hoare triples that can be derived via the Symmetry rule. In particular, note that the equations and dis-equations between thread variables enforce that there are no valid substitution instances that do not correspond to permutations of thread identifiers.

Let \( \{ \psi_1 \land \cdots \land \psi_n \} \langle \sigma : i \rangle \{ \varphi \} \in H \) be a basic Hoare triple. Translating this Hoare triple into a PA transition requires that we generalize it by replacing the concrete thread identifiers by symbolic thread variables. Let us use \( i_0 = i \), to denote the identifier of the thread executing \( \sigma \), and let \( i_1, \ldots, i_n = \text{tid}(\varphi) \) be a list of the thread identifiers that appear in the post condition \( i \). We will replace each concrete thread identifier \( i_s \) (which belongs to the set of threads \( N \)) with the thread variable \( i_s \) (which belongs to a syntactic sort of thread variables which range over \( N \), but do not belong to it – note the difference in the type face). For any pre-condition assertion \( \psi_j \) in the Hoare triple we use \( \tilde{t}_j \) to denote a list of thread variables obtained by letting \( k_1, \ldots, k_m = \text{tid}(\psi_j) \) be the list of concrete thread identifiers appearing and \( \psi_j \) and taking \( \tilde{t}_j \triangleq i_{q_1}, \ldots, i_{q_m} \), where \( q_1 \) is the least number in \( \{0, \ldots, n\} \) such that \( k_1 = i_{q_1} \).\(^2\) For any

\(^2\)By condition 2 in the definition of Basic Hoare triples (Definition 5.2.2), the thread identifiers that appear in \( \psi_j \) are a subset of the ones that appear in \( \varphi \) and \( i \), so each of \( k_1, \ldots, k_m \) belongs to the list \( i_{0}, \ldots, i_{n} \).
pair of thread variables \( i_s \) and \( i_t \), define

\[
eq(i_s, i_t) \triangleq \begin{cases} 
  i_s = i_t & \text{if } i_s = i_t \\
  i_s \neq i_t & \text{otherwise.}
\end{cases}
\]

Define a function \( \text{generalize} \) that produces the right-hand-side of the PA transition rule corresponding to a Hoare triple as follows:

\[
\text{generalize}(\varphi, i, \psi_1 \land \cdots \land \psi_n) \triangleq [\psi_1][i_1] \land \cdots \land [\psi_n][i_n] \land \bigwedge \{ \eq(i_s, i_t) : 0 \leq s < t \leq n \}.
\]

Finally, we are ready to define the predicate automaton \( A(H) = \langle Q, ar, \Sigma, N, \delta, \varphi_{\text{start}}, F \rangle \) that recognizes the traces that can be proved infeasible from the basis \( H \):

- \( Q \triangleq \{ [\varphi] : \exists \psi_1 \land \cdots \land \psi_n \langle \sigma : i \rangle \{ \psi \} \in H \land \varphi \in \{ \psi_1, \ldots, \psi_n, \psi \} \} \) is the set of canonical names of assertions that appear in \( H \). We construct \( A(H) \) so that for each state \([\varphi](i_1, \ldots, i_n)\), a trace \( \tau \) is accepted starting at \([\varphi](i_1, \ldots, i_n)\) if and only if \{true\} \( \tau \{ [\varphi]1 \mapsto i_1, \ldots, n \mapsto i_n \}\) belongs to \( \mathcal{H} \).

- \( ar([\varphi]) \triangleq |\text{tid(} \varphi)\text{)}| \) assigns every canonical name \([\varphi]\) an arity equal to the number of distinct thread identifiers that appear in \( \varphi \).

- \( \delta([\varphi], \sigma) \triangleq \bigvee \{ \text{generalize}(\varphi, i, \psi_1 \land \cdots \land \psi_n) \text{ : } \exists \psi, \psi = [\varphi] \text{ and } \{ \psi_1 \land \cdots \land \psi_n \} \langle \sigma : i \rangle \{ \psi \} \in H \} \).

Each Hoare triple in \( H \) corresponds to a transition from its post-condition to its pre-condition, and if there are several Hoare triples in \( H \) with the same (canonically named) post-condition, then we combine them via disjunction.

- \( \varphi_{\text{init}} \triangleq [\text{false}] \) (\( A(H) \) accepts \( \tau \) when \{true\} \( \tau \{\text{false}\} \) belongs to \( \mathcal{H} \)).

- \( F \triangleq \emptyset \). (There are no accepting predicates (\( A(H) \) accepts by transitioning to true)).

The construction \( A(H) \) gives way to the following result:

**Proposition 5.3.6.** Let \( \mathcal{H} \) be a regular proof with basis \( H \). \( A(H) \) recognizes exactly the set of traces \( \tau \) such that \{true\} \( \tau \{\text{false}\} \) \( \in \mathcal{H} \).

### 5.3.4 Mechanical verification of proof spaces

Propositions 5.3.5 and 5.3.6 together imply that the problem of checking whether a proof space proves that every trace of a program that violates a given non-reachability property is infeasible can be reduced to the language inclusion problem for predicate automata. The following proposition reduces the problem further to the emptiness problem (noting that \( \mathcal{L}(A(P, \ell_{\text{err}})) \subseteq \mathcal{L}(A(H)) \) if and only if the intersection of \( \mathcal{L}(A(P, \ell_{\text{err}})) \) with the complement of \( \mathcal{L}(A(H)) \) is empty):

**Proposition 5.3.7.** Predicate automata languages are closed under intersection and complement.

**Proof.** The constructions for intersection and complementation of predicate automata follow the classical ones for alternating finite automata.

Let \( A \) and \( A' \) be PAs. We form their intersection \( A \cap A' \) by taking the vocabulary to be the disjoint union of the vocabularies of \( A \) and \( A' \), and define the transition relation and accepting predicates accordingly. The initial formula is obtained by conjoining the initial formulas of \( A \) and \( A' \).
Given a PA $A = \langle Q, ar, \Sigma, N, \delta, \varphi_{\text{start}}, F \rangle$, we form its complement $\overline{A} = \langle \overline{Q}, \overline{ar}, \Sigma, N, \overline{\delta}, \overline{\varphi_{\text{init}}}, \overline{F} \rangle$ as follows. We define the vocabulary $(\overline{Q}, \overline{ar})$ to be a “negated copy” of $(Q, ar)$: $\overline{Q} \triangleq \{ \overline{q} : q \in Q \}$ and $\overline{ar}(\overline{q}) \triangleq ar(q)$. The set of accepting predicate symbols is the (negated) set of rejecting predicate symbols from $A$: $\overline{F} \triangleq \{ \overline{q} \in \overline{Q} : q \in Q \setminus F \}$. For any formula $\varphi$ in $F(Q, ar)$ in the vocabulary of $A$, we use $\overline{\varphi}$ to denote the “De Morganization” of $\varphi$ in the vocabulary of $\overline{A}$, defined recursively by:

$$ q(i_1, ..., i_{\overline{ar}(q)}) \triangleq \overline{q}(i_1, ..., i_{ar(q)}) \quad i_j = i_k \triangleq i \neq j \quad \varphi \lor \psi \triangleq \overline{\varphi} \land \overline{\psi} $$

We define the transition function and initial formula of $\overline{A}$ by De Morganization: $\overline{\delta}(\overline{q}, \sigma)$ is defined to be $\overline{\delta(q, \sigma)}$ and the initial formula is defined to be $\overline{\varphi_{\text{init}}}$. \hfill \square

Checking emptiness for predicate automata

We give a semi-algorithm for checking PA emptiness that is sound (when the procedure terminates, it gives the correct answer) and complete for counter-examples (if the PA accepts a word, the procedure terminates). Our procedure for checking PA language emptiness is inspired by coverability algorithms for well-structured transition systems [Finkel, 1987, Abdulla et al., 1996, Finkel and Schwoebelen, 2001].

The algorithm is essentially a state-space exploration of a predicate automaton (starting from an initial configuration, searching for a reachable accepting configuration), but with one crucial improvement: we define a covering pre-order on configurations, and prune the search space by exploring only those configurations that are minimal with respect to this order. We show that in some interesting cases, namely for monadic predicate automata, this pruning strategy is sufficient to ensure termination of the search, despite the fact that the search space is infinite.

We begin by defining the covering relation on PA configurations:

**Definition 5.3.8 (Covering).** Let $A = \langle Q, ar, \Sigma, N, \delta, \varphi_{\text{start}}, F \rangle$ be a predicate automaton. Define the covering pre-order $\preceq$ on the configurations of $A$ as follows: if $C$ and $D$ are configurations of $A$, then $C \preceq D$ (“$C$ covers $D$”) if there is a permutation $\pi : N \rightarrow N$ such that for all ground propositions $q(1_1, ..., 1_{\overline{ar}(q)})$ belonging to $C$, the renamed proposition $q(\pi(1_1), ..., \pi(1_{\overline{ar}(q)}))$ belongs to $D$. We call such a permutation $\pi$ an embedding of $C$ into $D$.

The idea behind the pruning strategy is that if $C$ and $D$ are configurations such that $C$ covers $D$, then any accepting path starting from $D$ can be transformed into an accepting path starting from $C$. Thus, if $C$ is in the search space of the algorithm it is safe to remove $D$ from the search. The argument follows from the following lemma:

**Lemma 5.3.9 (Downwards compatibility).** Let $A = \langle Q, ar, \Sigma, N, \delta, \varphi_{\text{start}}, F \rangle$ be a PA and let $C$ and $D$ be configurations of $A$ such that $C \preceq D$. Then we have the following:

1. If $D$ is accepting, then $C$ is accepting.

2. For any $\langle \sigma : j \rangle \in \Sigma \times N$ and $D'$ such that $D \xrightarrow{\sigma,j} D'$, there exists a configuration $C$ and an index $i \in N$ such that $C \xrightarrow{\sigma,i} C'$ and $C' \preceq D'$. 

Proof. Let \( A = (Q, ar, \Sigma, N, \delta, \varphi_{\text{start}}, F) \) be a \( P \)A, let \( C \) and \( D \) be configurations of \( A \), and let \( \pi : N \to N \) be an embedding of \( C \) into \( D \). Write \( C \) as

\[
C = \{ q_1(\mathbf{i}_{1,1}, \ldots, \mathbf{i}_{1,ar(q_1)}), \ldots, q_n(\mathbf{i}_{n,1}, \ldots, \mathbf{i}_{n,ar(q_n)}) \}.
\]

By virtue of \( \pi \) being an embedding, we can write \( D \) as

\[
D = \{ q_1(j_{1,1}, \ldots, j_{1,ar(q_1)}), \ldots, q_n(j_{n,1}, \ldots, j_{n,ar(q_n)}) \}
\]

\[
\cup \{ q_{n+1}(j_{n+1,1}, \ldots, j_{n+1,ar(q_{n+1})}), \ldots, q_m(j_{m,1}, \ldots, j_{m,ar(q_m)}) \}
\]

where \( j_{k,l} = \pi(\mathbf{i}_{k,l}) \) for all \( k \in \{1, \ldots, n\} \) and \( l \in \{1, \ldots, ar(q_k)\} \).

1. Suppose that \( D \) is accepting. Then \( q_1, \ldots, q_m \) must be accepting, so \( C \) is accepting.

2. Let \( \langle \sigma : j \rangle \in \Sigma(N) \), and let \( D' \) be a configuration such that \( D \xrightarrow{\sigma,j} D' \). Since \( D \) transitions to \( D' \) on reading \( \langle \sigma : j \rangle \), we have

\[
D' \in \text{Post}_A(D, \sigma : j) = \text{Cubes}(\bigwedge \{ \delta(q,\sigma)[i_0 \mapsto j, i_1 \mapsto i_{1,1}, \ldots, i_{ar(q)} \mapsto i_{ar(q)}] : q(1,1,\ldots,1) \in D \}).
\]

Thus for each \( k \in \{1, \ldots, m\} \), there is some

\[
D'_k \in \text{Cubes}(\delta(q_k,\sigma)[i_0 \mapsto i, i_1 \mapsto i_{k,1}, \ldots, i_{ar(q)} \mapsto i_{ar(k,q_k)}])
\]

such that \( D'_k \subseteq D' \).

For each \( k \in \{1, \ldots, n\} \), define \( C'_k = \{ q(\pi^{-1}(i_1), \ldots, \pi^{-1}(i_{ar(q)})) : q(1,1,\ldots,1) \in D'_k \} \), and note that we have

\[
C'_k \in \text{Cubes}(\delta(q_k,\sigma)[i_0 \mapsto \pi^{-1}(j), i_1 \mapsto \pi^{-1}(i_{k,1}), \ldots, i_{ar(q)} \mapsto \pi^{-1}(i_{k,ar(q_k)})])
\]

Define \( C' = C'_1 \cup \ldots \cup C'_n \). Then we have \( C \xrightarrow{\sigma : \pi^{-1}(1)} C' \) and \( C' \preceq D' \) (\( \pi \) is an embedding).

We now develop our algorithm in more detail. In the remainder of this section, let us fix a predicate automaton \( A = (Q, ar, \Sigma, N, \delta, \varphi_{\text{start}}, F) \). Without loss of generality, identify the set of threads \( N \) with the natural numbers. State-space exploration of \( A \) is complicated by the fact that the transition system associated with \( A \) is infinitely branching. However, for each fixed letter \( \langle \sigma : j \rangle \), a configuration has only finitely many successors, so the problem is only that the size of the alphabet is infinite. The key to solving this problem is to observe that all but finitely many indices \( i \in N \) are indistinguishable from the perspective of a given configuration. With this in mind, let us define the support \( \text{support}(C) \) of a configuration \( C \) to be the set of all indices that appear in \( C \); formally,

\[
\text{support}(C) = \{ \mathbf{i}_r : q(1,1,\ldots,1) \in C, 1 \leq r \leq ar(q) \}.
\]

If \( \mathbf{i} \) and \( \mathbf{j} \) are distinct indices not belonging to the support of \( C \), then \( \mathbf{i} \) and \( \mathbf{j} \) are effectively indistinguishable starting from \( C \). This intuition is formalized in the following lemma:

**Lemma 5.3.10.** Let \( C \) be a configuration of \( A \), \( k_1, k_2 \in N \setminus \text{support}(C) \), and \( \sigma \in \Sigma \). For all configurations \( C_1 \) such that \( C \xrightarrow{\sigma,k_1} C_1 \), there exists a configuration \( C_2 \) such that \( C \xrightarrow{\sigma,k_2} C_2 \) and \( C_1 \preceq C_2 \) and \( C_2 \preceq C_1 \).
As a result of this lemma, from a given configuration \( C \), it is sufficient to explore \( \langle \sigma : i \rangle \) such that the index \( i \) belongs to the support of \( C \), plus one additional index \( j \) not in \( C \)'s support. Since our algorithm assumes that the set of thread identifiers is identified with the set of naturals, we may simply choose the additional index \( j \) to be 1 more than the maximum index in \( \text{support}(C) \).

Finally, we state a semi-algorithm for PA emptiness in Algorithm 5. The procedure operates by expanding a reachability forest \( \langle V, E \rangle \) where the vertices \( V \) are configurations and the edges \( E \) are labelled by indexed letters. The frontier of the reachability tree is kept in a worklist \( \text{worklist} \), and the set of \textit{closed} nodes (configurations that have already been expanded) is kept in \( \text{Closed} \).

\[
\begin{align*}
\text{Input} & : \text{Predicate automaton } A = \langle Q, ar, \Sigma, \delta, \varphi_{\text{start}}, F \rangle \\
\text{Output}: & \text{Empty, if } L(A) \text{ is empty; a word } w \in L(A), \text{ if not} \\
& \text{Closed} \leftarrow \emptyset; \\
& V \leftarrow \emptyset; \\
& E \leftarrow \emptyset; \\
& \text{worklist} \leftarrow \text{Cubes}(\varphi_{\text{init}}); \\
\text{while } \text{worklist} \neq \emptyset & \text{ do} \\
& C \leftarrow \text{head(worklist)}; \\
& \text{worklist} \leftarrow \text{tail(worklist)}; \\
& \text{if } \neg \exists D \in \text{Closed s.t. } D \preceq C & \text{ then} \\
& \hspace{1cm} /* \text{ Expand } C */ \\
& \hspace{1cm} \text{foreach } i \in \text{support}(C) \cup \{1 + \text{max support}(C)\} \text{ do } \\
& \hspace{1cm} \hspace{1cm} \text{foreach } \sigma \in \Sigma \text{ do } \\
& \hspace{1cm} \hspace{1cm} \hspace{1cm} \text{foreach } C' \in \text{Post}_A(C, \langle \sigma : i \rangle) \text{ and } C' \notin V \text{ do } \\
& \hspace{1cm} \hspace{1cm} \hspace{1cm} V \leftarrow V \cup \{C'\}; \\
& \hspace{1cm} \hspace{1cm} \hspace{1cm} E \leftarrow E \cup \{C \xrightarrow{\sigma} C'\}; \\
& \hspace{1cm} \hspace{1cm} \hspace{1cm} \text{if } C' \text{ is accepting then } \\
& \hspace{1cm} \hspace{1cm} \hspace{1cm} \hspace{1cm} \text{return word } w \text{ labelling the path in the graph } (V, E) \text{ from } C' \text{ to a root}; \\
& \hspace{1cm} \hspace{1cm} \hspace{1cm} \text{else } \\
& \hspace{1cm} \hspace{1cm} \hspace{1cm} \hspace{1cm} \text{Add } C' \text{ to the end of worklist } \\
& \hspace{1cm} \hspace{1cm} \text{end } \\
& \hspace{1cm} \text{end } \\
& \hspace{1cm} \text{Closed} \leftarrow \text{Closed} \cup \{C\}; \\
& \text{end } \\
& \text{return Empty} \\
\end{align*}
\]

Algorithm 5: Emptiness check for predicate automata

Theorem 5.3.11 (Partial correctness). Algorithm 5 is sound in the sense that if Algorithm 5 returns Empty, then \( L(A) = \emptyset \), and if Algorithm 5 returns a trace \( \tau \), then \( \tau \in L(A) \).

Theorem 5.3.12. Algorithm 5 is complete for non-emptiness: if \( L(A) \) is nonempty, then Algorithm 5 returns a word in \( L(A) \).

5.3.5 Decidability results

Although Algorithm 5 is sound and complete for non-emptiness, it is \textit{not} complete for emptiness: Algorithm 5 may fail to terminate in the case that the language of the input PA is empty. In fact, this must be the case for any algorithm, because PA emptiness is undecidable in the general case:
Proposition 5.3.13. General PA emptiness is undecidable.

Proof. We reduce the halting problem for Minsky machines to PA emptiness.

Recall the definition of Minsky machines:

Definition 5.3.14 (Minsky Machine, [Minsky, 1961]). A Minsky machine is a tuple \( M = (R, Z, z_0, L) \), where

- \( R \) is a finite set of registers (holding natural numbers)
- \( Z \) is a finite set of locations
- \( z_0 \in Z \) is an initial location
- \( L : Z \to \text{CounterInstr} \) labels each location with an instruction, where

\[
\text{CounterInstr} ::= \text{inc}(r, z) \quad \text{increment } r \& \text{ jump to } z \\
| jzd(r, t, f) \quad \text{if } r = 0 \text{ jump to } t; \text{ else decrement } r \& \text{ jump to } f \\
| \text{halt} \quad \text{stop execution}
\]

Fix a Minsky machine \( M = (R, Z, z_0, L) \). Define a PA \( A = \langle Q, \alpha r, \Sigma, N, \delta, \varphi_{\text{start}}, \Phi \rangle \) as follows:

- The vocabulary \( \langle Q, \alpha r \rangle \) is defined by:
  - Each location \( z \in Z \) is a nullary predicate symbol.
  - For each register \( r \in R \), there are two monadic predicate symbols \( \text{bot}_r \) and \( \text{top}_r \), and one dyadic predicate symbol \( \text{ln}_r \).
  - There is one distinguished nullary predicate symbol \( \text{init} \).
- The labels \( \Sigma \) consist of the \( M \)-instructions, a set of “barred” instructions that represent taking the “else” branch of a \( jzd \) instruction, and a designated initialization instruction \( \text{init} \):

\[
\Sigma \triangleq \{ L(z) : z \in Z \} \cup \{ \overline{jzd(r, t, f)} : \exists z. L(z) = jzd(r, t, f) \} \cup \{ \text{init} \}
\]

- The set of indices \( N = \mathbb{N} \) is the set of naturals.
- The initial formula \( \varphi_{\text{init}} \triangleq \text{init} \) requires that the proposition \( \text{init} \) holds in the initial configuration.
- The set of accepting predicates \( \Phi \triangleq \emptyset \) is empty. (There are no accepting predicate symbols: the automaton accepts when it transitions to \( \text{true} \).)
- The transition function \( \delta \) will be defined in the following.

We design \( A \) so that the transition system of \( A \) is bisimilar to that of \( M \). A state of \( M \) consists of a tuple \( \langle z, v \rangle \) where \( z \in Z \) is a control state and \( v : R \to \mathbb{N} \) is a valuation mapping each register to a natural. Define a relation \( \sim \) so that \( \langle z, v \rangle \sim C \) if and only if there exists distinct naturals \( 1_{r, 0}, \ldots, 1_{r, v(r)} \) for each register \( r \) such that

\[
C = \{ z \} \cup \bigcup_{r \in R} \{ \{ \text{bot}_r(1_{r, 0}), \text{ln}_r(1_{r, 0}, 1_{r, 1}), \ldots, \text{ln}_r(1_{r, v(r)}), 1_{r, v(r)} \}, \text{top}_r(1_{r, v(r)}), \} \}
\]
Thus, the value of a register $r$ is encoded in an $A$-configuration by a chain of indices in the dyadic predicate $ln_r$, where the end points are demarcated by the monadic predicates $bot_r$ and $top_r$. Our task now is to design the transition relation of $A$ so that:

1. (Recalling that $\{init\}$ is the initial configuration of $A$ and $\langle z_0, \lambda r.0 \rangle$ is the initial state of $M$) for all indices $i$ and configurations $C$ such that $\{init\} \xrightarrow{init,i} C$, we have $\langle z_0, \lambda r.0 \rangle \sim C$.

2. For all $\langle z, v \rangle \sim C$, if $M$ may transition from $\langle z, v \rangle$ to $\langle z', v' \rangle$, then there exists a letter $\langle \sigma : i \rangle \in \Sigma(\mathbb{N})$ and a configuration $C'$ such that $C \xrightarrow{\sigma,i} C'$ and $\langle z', v' \rangle \sim C'$.

3. For all $\langle z, v \rangle \sim C$, and for all $\langle \sigma : i \rangle \in \Sigma(\mathbb{N})$ and configurations $C'$ such that $C \xrightarrow{\sigma,i} C'$, either $M$ halts at $\langle z, v \rangle$ and $C'$ is accepting or there exists a state $\langle z', v' \rangle$ of $M$ such that $M$ may transition from $\langle z, v \rangle$ to $\langle z', v' \rangle$ and $\langle z', v' \rangle \sim C'$.

The first condition is obtained by defining

$$
\delta(init, init : i_0) \triangleq z_0 \land \bigwedge_{r \in R} (bot_r(i_0) \land top_r(i_0)) .
$$

We may define $\delta(init, \sigma : i_0) \triangleq false$ for all $\sigma \neq init$ to ensure that every word that is accepted by $A$ begins with $init$.

The second two conditions can be understood in two parts: simulating the control state of the counter machine, and simulating the register state. Simulating the control state of the counter machine is straight-forward, using the nullary predicates corresponding to the control states of $M$. For each $z \in Z$, define:

$$
\delta(z, instr : i_0) \triangleq \begin{cases} 
  z' & \text{if } instr \text{ is } L(z) = inc(r, z') \\
  t & \text{if } instr \text{ is } L(z) = jzd(r, t, f) \\
  f & \text{if } instr \text{ is } jzd(r, t, f) \text{ and } L(z) = jzd(r, t, f) \\
  true & \text{if } instr \text{ is } L(z) = halt \\
  false & \text{otherwise}
\end{cases}
$$

Let $r \in R$ be a register. Recall that the state of $r$ is simulated by a chain of the form

$$\{bot_r(1_{r,0}), ln_r(1_{r,0}, 1_{r,1}), ..., ln_r(1_{r,n-1}, 1_{r,n}), top_r(1_{r,n})\} .$$

To increment register $r$, we must select a fresh index $i$ not belonging to $1_{r,0}, ..., 1_{r,n}$ and add a link $ln(1_{r,n}, i)$ and set the top index $top_r$ to $i$:

$$
\begin{align*}
\delta(bot_r(i_1), inc(r, z) : i_0) & = bot_r(i_1) \\
\delta(top_r(i_1), inc(r, z) : i_0) & = i_0 \neq i_1 \land ln_r(i_1, i_0) \land top_r(i_0) \\
\delta(ln_r(i_1, i_2), inc(r, z) : i_0) & = i_0 \neq i_1 \land ln_r(i_1, i_2)
\end{align*}
$$

To decrement register $r$, we choose the top index $1_{r,n}$, ensure that the register is non-empty ($1_{r,0} \neq$...
Theorem 5.3.11 and the fact that it terminates. Procedure for the emptiness problem for monadic predicate automata follows from partial correctness. If the arity of each predicate \( \preceq \) is a well-quasi order, then there must exist some \( i \) such that \( i \preceq i_0 \). If \( i_0 \preceq 0 \), contradicting the fact that Algorithm 5 is a decision procedure.

\[ \delta(\text{bot}_r(i_1), jzd(r, t, f) : i_0) = i_0 \neq i_1 \land \text{bot}_r(i_1) \]
\[ \delta(\text{top}_r(i_1), jzd(r, t, f) : i_0) = i_0 = i_1 \]
\[ \delta(ln_r(i_1, i_2), jzd(r, t, f) : i_0) = (i_2 = i_0 \land \text{top}_r(i_1)) \lor (i_2 \neq i_0 \land ln_r(i_1, i_2)) \]

To zero-test register \( r \), we simply ensure that there are no \( ln_r \) propositions in the configuration:

\[ \delta(\text{bot}_r(i_1), jzd(r, t, f) : i_0) = \text{bot}_r(i_1) \]
\[ \delta(\text{top}_r(i_1), jzd(r, t, f) : i_0) = \text{top}_r(i_1) \]
\[ \delta(ln_r(i_1, i_2), jzd(r, t, f) : i_0) = \text{false} \]

On a halt instruction, we transition to true so that \( A \) accepts:

\[ \delta(\text{bot}_r(i_1), \text{halt} : i_0) = \text{true} \]
\[ \delta(\text{top}_r(i_1), \text{halt} : i_0) = \text{true} \]
\[ \delta(ln_r(i_1, 2), \text{halt} : i_0) = \text{true} \]

Finally, for any register \( r \), any instruction \( \text{instr} \) that refers to a register other than \( r \) is a no-op with respect to the predicate symbols related to \( r \):

\[ \delta(\text{bot}_r(i_1), \text{instr} : i_0) \triangleq \text{bot}_r(i_1) \]
\[ \delta(\text{top}_r(i_1), \text{instr} : i_0) \triangleq \text{top}_r(i_1) \]
\[ \delta(ln_r(i_1, i_2), \text{instr} : i_0) \triangleq ln_r(i_1, i_2) \]

Checking that \( \sim \) is a bisimulation relation is straightforward.

Monadic predicate automata. Since PA emptiness is undecidable in general, it is interesting to consider sub-classes where it is decidable. We say that a predicate automaton \( A = (Q, ar, \Sigma, N, \delta, \varphi_{\text{start}}, F) \) is monadic if the arity of each predicate \( q \in Q \) is either 0 or 1. We have the following:

Proposition 5.3.15. Algorithm 5 terminates for monadic predicate automata (i.e., emptiness is decidable for the class of monadic predicate automata, and Algorithm 5 is a decision procedure).

Proof. A sufficient (but not necessary) condition for Algorithm 5 to terminate is that \( \preceq \) is a well-quasi order: that is, for any infinite sequence \( C_1C_2... \) of configurations there exists \( m < n \) such that \( C_m \preceq C_n \). This is the essential idea behind well-structured transition systems [Finkel, 1987, Abdulla et al., 1996, Finkel and Schnoebelen, 2001]. The search space constructed by Algorithm 5 forms a finitely-branching tree, so by König’s lemma [König, 1927], if the tree is infinite (that is, Algorithm 5 does not terminate), then there is an infinite branch. The infinite branch is labelled with an infinite sequence of configurations \( C_1C_2... \). If \( \preceq \) is a well-quasi order, then there must exist some \( m < n \) such that \( C_m \preceq C_n \); but in this case, Algorithm 5 does not expand \( C_n \), contradicting the fact that \( C_1C_2... \) is an infinite branch.

We will prove that \( \preceq \) is a well-quasi ordering in the following. The fact that Algorithm 5 is a decision procedure for the emptiness problem for monadic predicate automata follows from partial correctness (Theorem 5.3.11) and the fact that it terminates.
Let $A = \langle Q, \sigma, \Sigma, N, \delta, \varphi_{\text{start}}, F \rangle$ be a monadic PA. Let $C_1 C_2, \ldots$ be an infinite sequence of configurations. We must show that there exists some $m$ and $n$ such that $m < n$ and $C_m \not\preceq C_n$.

Let $Q_0$ be the set of nullary predicate symbols of $A$, and let $Q_1$ be the set of monadic predicate symbols. Since the set of nullary predicate symbols $Q_0$ is finite, there is some subset $P \subseteq Q_0$ such that $C_n \cap Q_0 = P$ for infinitely many $n$. Let $k_1 < k_2 < k_3 \ldots$ be an infinite ascending sequence of naturals such that $C_{k_n} \cap Q_0 = P$ for all $i$.

Within each configuration $C_j$, each index $i \in N$ is associated with some set of monadic predicates $\text{sig}_j(i) \triangleq \{ q \in Q_1 : q(i) \in C_j \}$. We define a function $f_j : 2^{Q_1} \to \mathbb{N}$ that maps each non-empty set of monadic predicate symbols $P \subseteq Q_1$ to the number of indices associated with $P$: $f_j(P) \triangleq |\{ i \in N : \text{sig}_j(i) = P \}|$. By Dickson’s lemma [Dickson, 1913], the pointwise order on $2^{Q_1} \to \mathbb{N}$ is a well-quasi order, so there exists $m < n$ such that for all $P \subseteq Q_1$, $f_{k_m}(P) \leq f_{k_n}(P)$.

Let $P \subseteq Q_1$ be a non-empty set of monadic predicates. Since $f_{k_m}(P) \leq f_{k_n}(P)$, there exists an injection

$$\alpha_P : \{ i \in N : \text{sig}_{k_n}(i) = P \} \to \{ i \in N : \text{sig}_{k_m}(i) = P \}.$$ 

Define a function $\alpha : \text{support}(C_{k_n}) \to N$ as $\alpha(i) \triangleq \alpha_{\text{sig}(i)}(i)$.

Since $\alpha$ is injective, the sets $N \setminus \text{support}(C_{k_n})$ and $N \setminus \alpha(\text{support}(C_{k_n}))$ have the same cardinality, so there is a bijection $\beta$ between them. Finally, we define

$$\pi(i) \triangleq \begin{cases} \alpha(i) & \text{if } i \in \text{support}(C_{k_n}) \\ \beta(i) & \text{otherwise} \end{cases}$$

We then check that $\pi$ is an embedding of $C_{k_n}$ into $C_{k_m}$, so that $C_{k_n} \preceq C_{k_m}$. This holds because:

- By the construction of the sequence $C_{k_1}, C_{k_2}, \ldots$, we have that $C_{k_m} \cap Q_0 = C_{k_n} \cap Q_0$, so every nullary proposition of $C_{k_n}$ belongs to $C_{k_m}$.

- For any monadic proposition $q(i) \in C_{k_m}$, we have $i \in \text{support}(C_{k_m})$ so that $\pi(i) = \alpha_{\text{sig}(i)}(i)$, and thus (by definition of $\alpha_{\text{sig}(i)}$) $\text{sig}_{k_m}(i) = \text{sig}_{k_n}(\pi(i))$. Expanding the definition of $\text{sig}$, we have

$$\{ q \in Q_1 : q(i) \in C_{k_m} \} = \{ q \in Q_1 : q(\pi(i)) \in C_{k_n} \}$$

and thus $q(\pi(i)) \in C_{k_n}$. \hfill \Box

The PA $\mathcal{A}(P, \ell_{\text{err}})$ that recognizes the set of error traces of a program $P$ leading to an error location $\ell_{\text{err}}$ is always monadic. However, it is not always the case that the predicate automaton corresponding to a regular proof space is monadic. We say that a regular proof space $\mathcal{H}$ with basis $H$ is monadic if $\mathcal{A}(H)$ is a monadic predicate automaton.

From the construction of $\mathcal{A}(H)$, we observe that the predicate automaton $\mathcal{A}(H)$ is monadic exactly when the set of assertions that appear in $H$ refer to the local variables of at most one thread. That is, a proof space fails to be monadic when it makes use of assertions that relate the local variables of two or more threads together (for example, an assertion of the form $x(1) \leq y(2)$). Thus, monadic proof spaces may naturally be compared with thread-modular proofs [Flanagan et al., 2002], which also disallow such assertions. It is easy to show that if there exists a thread-modular proof of some non-reachability property of a program, then there exists a monadic proof space (cf. the iDFG construction in Section 4.4). This correspondence is not exact, however: monadic proof spaces are strictly more...
powerful than thread-modular proofs. In particular, one can show that if $P$ is a deterministic Boolean program such that some designated error location $\ell_{err}$ is unreachable, then there exists a monadic proof space that proves $\ell_{err}$ is unreachable. To see why, consider that each transition of a deterministic Boolean program can be captured precisely by a finite set of Hoare triples by case-splitting on the values of the variables involved.

Discussion: decidability beyond monadic predicate automata. Note that the reverse of Proposition 5.3.15 is not true, i.e., non-monadic predicate automata do not necessarily cause Algorithm 5 to diverge. For example, the proof space of the thread pooling program from Section 5.2.1 is not monadic (for example, the assertion $\text{end}(1) \leq c(2)$ is dyadic). And yet, Algorithm 5 terminates for this example. We will informally discuss some other classes that generalize the monadic condition for which Algorithm 5 terminates.

One such generalization is effectively monadic PA, where there is a finite set of indices $D \subseteq N$ such that in any reachable minimal (with respect to $\preceq$) configuration $C$, for all $q(i_1, \ldots, i_n) \in C$ we have at most one of $i_1, \ldots, i_n$ not in $D$. Intuitively, effectively monadic PAs can be used to reason about programs where one or more processes play a distinguished role (e.g., a client/server program, where there is a single distinguished server but arbitrarily many clients).

Another alternative is boundedly non-monadic PA, where there exists some bound $K$ such that in any reachable minimal (with respect to $\preceq$) configuration $C$, the cardinality of the set $\{q(i_1, \ldots, i_n) \in C : ar(q) > 1\}$ is less than $K$. The thread pooling example from Section 5.2.1 is boundedly non-monadic with a bound of 3. Intuitively, boundedly non-monadic PAs can be used to reason about programs that do not require “unbounded chains” of inter-thread relationships.

5.3.6 Certificates for Emptiness

Since predicate automata emptiness is not decidable in the general case, how can one be convinced that a predicate automaton accepts an empty language? This section develops emptiness certificates, which serve as formal proofs of emptiness. The key requirements of emptiness certificates is that they should be sound in the sense that the existence of an emptiness certificate for an automaton implies that it accepts an empty language, and that it should be possible to mechanically verify that an emptiness certificate is valid.

An emptiness certificate is simply an inductive invariant for the predicate automaton that shows that every configuration reachable from an initial configuration is not accepting.

**Definition 5.3.16.** Let $A = \langle Q, ar, \Sigma, N, \delta, \varphi_{\text{start}}, F \rangle$ be a PA. An emptiness certificate for $A$ is an existential sentence of the form $\varphi = \exists i_0, \ldots, i_n. \psi$ where $\psi \in F(Q, ar)$ is a positive formula over the vocabulary of $A$, and such that:

1. $\varphi_{\text{init}} \models \varphi$,

2. for all $C, C', \sigma, i$ such that $C \models \varphi$ and $C \xrightarrow{\sigma, i} C'$, we have $C' \models \varphi$, and

3. every model of $\varphi$ is rejecting.

Note that any notion of certificate is necessarily incomplete (in the sense that emptiness of an automaton does not imply existence of an emptiness certificate) because PA emptiness is not co-recursively enumerable.
The following proposition states that emptiness certificates are sound in the sense that existence of an emptiness certificate for an automaton implies that it accepts an empty language.

**Proposition 5.3.17.** Let $A$ be a PA such that there exists an emptiness certificate for $A$. Then $\mathcal{L}(A) = \emptyset$.

Besides soundness, the other important property of emptiness certificates is that they can be checked mechanically. The following proposition shows that this is the case.

**Proposition 5.3.18.** Let $A$ be a predicate automaton, and let $\varphi$ be a positive existential sentence over the vocabulary of $A$. There is a decision procedure to determine whether $\varphi$ is an emptiness certificate for $A$.

**Proof.** First, we define a symbolic transition function. Let $A = \langle Q, ar, \Sigma, N, \delta, \varphi_{\text{start}}, F \rangle$ be a PA. Define a function $\hat{\delta}$ that maps each existential sentence over the vocabulary of $A$ and each label in $\Sigma$ to an existential sentence over the vocabulary of $A$ as follows:

$$\hat{\delta}(\exists i_0, \ldots, i_n, \varphi, \sigma) \triangleq \exists i_0, \ldots, i_{n+1}, \hat{\delta}^n(\varphi, \sigma)$$

where

$$\hat{\delta}^n(q(i_1, \ldots, i_{ar(q)}), \sigma) \triangleq \delta(q, \sigma)[i_0 \mapsto i_{n+1}, i_1 \mapsto i_{j_1}, \ldots, i_{ar(q)} \mapsto i_{j_{ar(q)}}]$$

$$\delta^n(i = j, \sigma) \triangleq i = j$$

$$\delta^n(i \neq j, \sigma) \triangleq i \neq j$$

$$\hat{\delta}^n(\varphi \land \psi, \sigma) \triangleq \hat{\delta}^n(\varphi, \sigma) \land \hat{\delta}^n(\psi, \sigma)$$

$$\hat{\delta}^n(\varphi \lor \psi, \sigma) \triangleq \hat{\delta}^n(\varphi, \sigma) \lor \hat{\delta}^n(\psi, \sigma)$$

The symbolic transition function $\hat{\delta}$ lifts the transition function $\delta$ from propositions to existential sentences. The following lemma confirms that the lifting is sound.

**Lemma 5.3.19.** Let $A = \langle Q, ar, \Sigma, N, \delta, \varphi_{\text{start}}, F \rangle$ be a PA, let $\varphi$ be a positive existential sentence over the vocabulary of $A$, let $C, C'$ be configurations of $A$ such that $C \models \varphi$, and $C \xrightarrow{\varphi} C'$ for some $\sigma \in \Sigma$ and $i \in N$. Then $C' \models \hat{\delta}(\varphi, \sigma)$.

**Proof.** Let $A = \langle Q, ar, \Sigma, N, \delta, \varphi_{\text{start}}, F \rangle$ be a PA, and let $\varphi = \exists i_0, \ldots, i_n, \psi$, with $\psi \in \mathcal{F}(Q, ar)$. Let $C, C'$ be configurations of $A$, and let $\langle \sigma : i \rangle \in \Sigma(N)$ such that $C \models \varphi$, and $C \xrightarrow{\varphi} C'$.

Since $C \models \varphi$, there exists a valuation $\mu : \{i_0, \ldots, i_n\} \to N$ such that $C, \mu \models \psi$. We prove that $C', \mu[i_{n+1} \leftarrow i] \models \hat{\delta}^n(\psi, \sigma)$ by induction on $\psi$:

- Base case $q(i_j, \ldots, i_{ar(q)})$. Since $C, \mu \models q(i_j, \ldots, i_{ar(q)})$, we must have $q(\mu(i_j), \ldots, \mu(i_{ar(q)})) \in C$.
  
  Since $C \xrightarrow{\varphi} C'$, we must have

  $$C' \models \delta(q, \sigma)[i_0 \mapsto i, i_1 \mapsto \mu(i_j), \ldots, i_{ar(q)} \mapsto \mu(i_{j_{ar(q)}})]$$

  and thus

  $$C', \mu' \models \delta(q, \sigma)[i_0 \mapsto i_{n+1}, i_1 \mapsto i_{j_1}, \ldots, i_{ar(q)} \mapsto i_{j_{ar(q)}}]$$

  $$\equiv \hat{\delta}^n(q(i_j, \ldots, i_{j_{ar(q)}}, \sigma)) \, .$$
• Base case $i = j$. Since $C, \mu \models i = j$, we must have $\mu(i) = \mu(j)$. It follows that $\mu'(i) = \mu'(j)$, and thus

$$C', \mu' \models i = j \equiv \delta^n(i = j, \sigma)$$

• Base case $i \neq j$ (similar to $i = j$). Since $C, \mu \models i \neq j$, we must have $\mu(i) \neq \mu(j)$. It follows that $\mu'(i) \neq \mu'(j)$, and thus

$$C', \mu' \models i \neq j \equiv \delta^n(i \neq j, \sigma)$$

• Induction step $\varphi \land \psi$. Since $C, \mu \models \varphi \land \psi$, we must have $C, \mu \models \varphi$ and $C, \mu \models \psi$. By the induction hypothesis, we have $C', \mu' \models \delta^n(\varphi, \sigma)$ and $C', \mu' \models \delta^n(\psi, \sigma)$, and thus

$$C', \mu' \models \delta^n(\varphi, \sigma) \land \delta^n(\psi, \sigma) \equiv \delta^n(\varphi \land \psi, \sigma)$$

• Induction step $\varphi \lor \psi$ (similar to $\varphi \land \psi$). Since $C, \mu \models \varphi \lor \psi$, we must have $C, \mu \models \varphi$ or $C, \mu \models \psi$. By the induction hypothesis, we have $C', \mu' \models \delta^n(\varphi, \sigma)$ or $C', \mu' \models \delta^n(\psi, \sigma)$, and thus

$$C', \mu' \models \delta^n(\varphi, \sigma) \lor \delta^n(\psi, \sigma) \equiv \delta^n(\varphi \lor \psi, \sigma)$$

The proposition comes from the fact that each of the three conditions of emptiness certificates can be reduced to checking the validity of an $\exists^* \forall^*$ formula over the vocabulary of $A$ (i.e., a formula consisting of a sequence of existential quantifiers, a sequence of universal quantifiers, followed by a quantifier-free formula). Checking validity of such formulas (called the “effectively propositional” or “Bernays-Schönfinkel-Ramsey” fragment of first-order logic) is decidable [Ramsey, 1930].

1. $\varphi_{\text{init}} \models \varphi$ holds iff $(\neg \varphi_{\text{init}}) \lor \varphi$ is valid. Since $\varphi_{\text{init}}$ is quantifier-free and $\varphi$ is existential, $(\neg \varphi_{\text{init}}) \lor \varphi$ is existential.

2. By Lemma 5.3.19, condition 2 holds iff for all $\sigma$, we have $\hat{\delta}(\varphi, \sigma) \models \varphi$, or equivalently $\neg \hat{\delta}(\varphi, \sigma) \lor \varphi$ is valid. Since $\hat{\delta}(\varphi, \sigma)$ is an existential sentence, $\neg \hat{\delta}(\varphi, \sigma)$ is equivalent to a universal sentence, and $\neg \hat{\delta}(\varphi, \sigma) \lor \varphi$ is equivalent to an $\exists^* \forall^*$ sentence.

3. Every model of $\varphi$ is rejecting iff $\varphi$ entails the formula $\psi_{\text{reject}} \triangleq \bigvee_{q \in Q} \exists j_1, \ldots, j_{ar(q)}.q(j_1, \ldots, j_{ar(q)})$, or equivalently if $\neg \varphi \lor \psi_{\text{reject}}$ is valid. Since $\varphi$ is an existential sentence, $\neg \varphi$ is equivalent to universal sentence, so $\neg \varphi \lor \psi_{\text{reject}}$ is equivalent to an $\exists^* \forall^*$ sentence.

### 5.4 Completeness

The method of using global inductive invariants to prove correctness of concurrent programs dates back to the seminal work of Ashcroft [Ashcroft, 1975]. Ashcroft’s method originally applied to programs with finitely many threads, but can be adapted to the infinite case by admitting into the language of assertions universal quantification over threads. In this section, we prove the completeness of proof spaces relative to Ashcroft’s method. This establishes that the simple assertional language of proof spaces combined with the inference rules of SEQUENCING, SYMMETRY, and CONJUNCTION make up all the expressive power of the rich assertional language of Ashcroft proofs.

Let $P = (\text{Loc}, \Sigma, \ell_{\text{init}}, N)$ be a program. The syntax of global assertions for $P$, the assertional language of Ashcroft proofs is formalized in Figure 5.5. The logic has three sorts $\text{Int}$ (integers), $\text{Thread}$ (thread
variables) representing how the execution of an instruction $\text{instr}$ changes the state of the thread that executes it. For any command $\sigma = (\ell, \text{instr}, \ell')$, we define a global formula $\text{GlobalFormula}[\sigma]$ that represents how the execution of $\sigma$ by some thread affects the global state of the program:

$$\text{GlobalFormula}[\sigma] \triangleq \exists i \in \text{Thread}. \text{step}(\sigma, i) \land \forall j \in \text{Thread}. j = i \lor \text{nop}(j)$$

where $\text{step}(\sigma, i)$ captures the effect of $\sigma$ on the globals and the locals of thread $i$, and $\text{nop}(j)$ captures the lack of effect of $\sigma$ on the locals of thread $j$:

$$\text{step}(\sigma, i) \triangleq \text{loc}(i) = \ell \land \text{loc}'(i) = \ell' \land \text{Formula}[\text{instr}] [x \mapsto x(i)]_{x \in \text{LV}}$$

$$\text{nop}(j) \triangleq \text{loc}(j) = \text{loc}'(j) \land \bigwedge_{x \in \text{LV}} x(j) = x'(j)$$

Above $[x \mapsto x(i)]_{x \in \text{LV}}$ denotes the substitution that replaces every local variable $x$ with $x(i)$. Note that the Hoare triple $\{\varphi\} \langle \sigma : \ell \rangle \{\psi\}$ is valid if and only if $\varphi \land \text{step}(\sigma, i) \land \forall j \in \text{Thread}. j = i \lor \text{nop}(j)$ entails $\psi'$, where $\psi'$ is the formula obtained from $\psi$ by replacing all symbols with their primed counterparts.
We may now formally define Ashcroft proofs:

**Definition 5.4.1** (Ashcroft proof). Given a program \( P = \langle \text{Loc}, \Sigma, \ell_{\text{init}}, N \rangle \) and an error location \( \ell_{\text{err}} \), an Ashcroft proof is a global assertion \( \Phi_{\text{inv}} \) such that

1. **Initiation:** \( \forall i \in \text{Thread}. \text{loc}(i) = \ell_{\text{init}} \) entails \( \Phi_{\text{inv}} \).

2. **Consecution:** For every command \( \sigma \in \Sigma \), we have that \( \Phi_{\text{inv}} \land \text{GlobalFormula}[\sigma] \) entails \( \Phi'_{\text{inv}} \) (where \( \Phi'_{\text{inv}} \) denotes the formula obtained by replacing the symbols in \( \Phi_{\text{inv}} \) with their primed copies), and

3. **Safety:** \( \Phi_{\text{inv}} \) entails \( \forall i \in \text{Thread}. \text{loc}(i) \neq \ell_{\text{err}} \).

Clearly, the existence of an Ashcroft proof for a program and error location implies that the error location is unreachable.

Ashcroft proofs are defined over a rich assertional language that includes control assertions and universal quantification over thread variables. These features are typical of program logics for concurrent programs with unbounded parallelism. The following theorem states that these “exotic” features are not required in the setting of proof spaces: any Ashcroft proof can be translated into a proof space that does not use them.

**Theorem 5.4.2** (Relative completeness). Let \( P \) be a program, and let \( \ell_{\text{err}} \) be an error location. If there is an Ashcroft proof that \( \ell_{\text{err}} \) is unreachable in \( P \), then there is a regular proof space \( \mathcal{H} \) such that for all error traces \( \tau \in L(P, \ell_{\text{err}}) \), the Hoare triple \( \{ \text{true} \} \tau \{ \text{false} \} \) belongs to \( \mathcal{H} \).

**Proof.** To simplify notation, we will prove the result only for the case that the Ashcroft proof has two quantified thread variables. The generalization to an arbitrary number of quantified thread variables is straightforward.

Let \( P = \langle \text{Loc}, \Sigma, \ell_{\text{init}}, N \rangle \) be a program and let \( \Phi_{\text{inv}} \) be an Ashcroft proof. Without loss of generality, we may assume that \( \Phi_{\text{inv}} \) is written in the form

\[
\Phi_{\text{inv}} \equiv \left( \forall i \in \text{Thread}. \bigvee_{\ell \in \text{Loc}} \text{loc}(i) = \ell \land \varphi_{\ell}(i) \right)
\land \left( \forall i, j \in \text{Thread}. i = j \lor \bigvee_{\ell, \ell' \in \text{Loc} \times \text{Loc}} \text{loc}(i) = \ell \land \text{loc}(j) = \ell' \land \varphi_{\ell, \ell'}(i, j) \right)
\]

where each \( \varphi_{\ell}(i) \) and \( \varphi_{\ell, \ell'}(i, j) \) is a linear integer arithmetic formula (i.e., does not contain \( \text{loc} \)). Intuitively, writing \( \Phi_{\text{inv}} \) in this form simply partitions the formula according to the control state of each thread and whether the two quantified thread variables are equal (corresponding to the first conjunct of \( \Phi_{\text{inv}} \)) or not (the second). Making these case distinctions explicit in the formula simplifies the process of extracting Hoare triples for the proof space. Further, we make the following assumptions (again, without loss of generality):

(i) For all locations \( \ell \) and \( \ell' \), \( \varphi_{\ell, \ell'}(i, j) \) is syntactically equal to \( \varphi_{\ell'}(j, i) \) (observe that replacing the occurrence of \( \varphi_{\ell', \ell'}(i, j) \) in \( \Phi_{\text{inv}} \) with \( \varphi_{\ell', \ell'}(i, j) \land \varphi_{\ell', \ell'}(j, i) \) results in an equivalent formula).

(ii) For all locations \( \ell \), \( \varphi_{\ell, \ell'}(i, j) \) entails \( \varphi_{\ell}(i) \) and \( \varphi_{\ell}(j) \) (observe that replacing the occurrence of \( \varphi_{\ell, \ell'}(i, j) \) in \( \Phi_{\text{inv}} \) with \( \varphi_{\ell, \ell'}(i, j) \land \varphi_{\ell}(i) \land \varphi_{\ell}(j) \) results in an equivalent formula).

(iii) \( \varphi_{\ell\text{init}}(i) \) and \( \varphi_{\ell\text{init}, \ell\text{init}}(i, j) \) are both \( \text{true} \) (cf. the initiation condition of Ashcroft proofs),
(iv) \( \varphi_{\text{err}}(i) \) is false (cf. the safety condition of Ashcroft proofs), and

(v) For every \( \ell_1, \ell_2 \in \text{Loc} \), the assertion \( \varphi_{\ell_1}(i) \) refers to a local variable of thread \( i \) and the assertion \( \varphi_{\ell_2}(i) \) refers to local variables of both \( i \) and \( j \) (observe that, for any local variable \( x \), \( \varphi_{\ell_1}(i) \) is equivalent to \( \varphi_{\ell_1}(i) \wedge x(i) = x(i) \), and \( \varphi_{\ell_2}(i, j) \) is equivalent to \( \varphi_{\ell_1, \ell_2}(i, j) \wedge x(i) = x(i) \land x(j) = x(j) \)).

Let \( i, j, k \in N \) be distinct threads. We construct a set of basic Hoare triples \( H \) as follows:

\[
H \triangleq \{ \{ \varphi_{\ell_1}(i) \} \langle \sigma : i \rangle \{ \varphi_{\ell_1'}(i) \} : \sigma = \langle \ell_1, \text{intr}, \ell_1' \rangle \in \Sigma \}
\]

\[
\cup \{ \{ \varphi_{\ell_1, \ell_2}(i) \} \langle \sigma : i \rangle \{ \varphi_{\ell_1, \ell_2'}(i) \} : \sigma = \langle \ell_1, \text{intr}, \ell_1' \rangle \in \Sigma, \ell_2 \in \text{Loc} \}
\]

\[
\cup \{ \{ \varphi_{\ell_1, \ell_2}(i) \} \langle \sigma : i \rangle : \sigma = \langle \ell_1, \text{intr}, \ell_1' \rangle \in \Sigma, \ell_2 \in \text{Loc} \}
\]

\[
\cup \{ \{ \varphi_{\ell_1, \ell_2}(i, j) \wedge \varphi_{\ell_1, \ell_2}(i, k) \wedge \varphi_{\ell_1, \ell_2}(j, k) \} \langle \sigma : i \rangle \{ \varphi_{\ell_1, \ell_2}(j, k) \} : \sigma = \langle \ell_1, \text{intr}, \ell_1' \rangle \in \Sigma, \ell_2, \ell_3 \in \text{Loc} \}
\]

We now must show that (1) each Hoare triple in \( H \) is basic (i.e., satisfies Definition 5.2.2) and (2) for every error trace \( \tau \in \mathcal{L}(P, \ell_{\text{err}}) \), \{true\} \( \tau \{ \text{false} \} \) belongs to the proof space generated by \( H \).

We begin by proving (1). It is easily observed that every Hoare triple in \( H \) has a singleton post-condition. By assumption (v), condition 2 of Definition 5.2.2 holds as well. It remains to show that each Hoare triple in \( H \) is valid. We will prove only the validity of the Hoare triple

\[
\{ \varphi_{\ell_1, \ell_2}(i, j) \} \langle \sigma : i \rangle \{ \varphi_{\ell_1', \ell_2'}(i, j) \}
\]

where \( \text{src}(\sigma) = \ell_1 \) and \( \text{tgt}(\sigma) = \ell_1' \). The other cases are similar.

Let \( \langle \rho, \text{loc} \rangle \) be a state of \( P \) such that \( \langle \rho, \text{loc} \rangle \models \varphi_{\ell_1, \ell_2}(i, j) \), and let \( \langle \rho, \text{loc} \rangle \xrightarrow{\langle \sigma, i \rangle} \langle \rho', \text{loc}' \rangle \). We must show that \( \langle \rho', \text{loc}' \rangle \models \varphi_{\ell_1', \ell_2'}(i, j) \).

Consider the program \( P_* \triangleq \langle \text{Loc}, \Sigma, \ell_{\text{init}}, \{ i, j \} \rangle \) that is the same as \( P \) except that it has only two threads, \( i \) and \( j \). Define \( \rho_* \) to the store of \( \tilde{P} \) obtained by restricting the domain of \( \rho \) to \( \text{GV} \cup \text{LV}(\{ i, j \}) \), the globals and locals of threads \( i \) and \( j \). Define \( \rho_*' \) similarly. Define \( \text{loc}_* \) to be the control state (of \( P_* \)) that maps \( i \mapsto \ell_1 \) and \( j \mapsto \ell_2 \), and let \( \text{loc}_* \) be the control state that maps \( i \mapsto \ell_1' \) and \( j \mapsto \ell_2 \).

Observe that since \( \langle \rho, \text{loc} \rangle \models \varphi_{\ell_1, \ell_2}(i, j) \) and the states \( \langle \rho, \text{loc} \rangle \) and \( \langle \rho_*, \text{loc}_* \rangle \) agree on the interpretation of every symbol in \( \varphi_{\ell_1, \ell_2}(i, j) \), we have \( \langle \rho_*, \text{loc}_* \rangle \models \varphi_{\ell_1, \ell_2}(i, j) \). By assumption (i) we have \( \langle \rho_*, \text{loc}_* \rangle \models \varphi_{\ell_1, \ell_2}(i, j) \), and by assumption (ii) we have \( \langle \rho_*, \text{loc}_* \rangle \models \varphi_{\ell_1}(i) \) and \( \langle \rho_*, \text{loc}_* \rangle \models \varphi_{\ell_2}(j) \). It follows that since \( \langle i, j \rangle \) is the only threads of \( P_* \) \( \langle \rho_*, \text{loc}_* \rangle \models \Phi_{\text{inv}} \). Since \( \langle \rho_*, \text{loc}_* \rangle \) is a model of \( \Phi_{\text{inv}} \) and \( \langle \rho_*, \text{loc}_* \rangle \xrightarrow{\langle \sigma, i \rangle} \langle \rho'_*, \text{loc}'_* \rangle \), it follows from the consecution condition of Ashcroft proofs that \( \langle \rho'_*, \text{loc}'_* \rangle \models \phi'_{\ell, \ell'}(1, j) \).

Thus

\[
\langle \rho'_*, \text{loc}'_* \rangle \models \bigvee_{\ell, \ell' \in \text{Loc} \times \text{Loc}} \text{loc}(i) = \ell \land \text{loc}(j) = \ell' \land \varphi_{\ell, \ell'}(i, j)
\]

Since \( \text{loc}'_*(i) = \ell' \) and \( \text{loc}'_*(j) = \ell_2 \), we must have \( \langle \rho'_*, \text{loc}'_* \rangle \models \varphi_{\ell_1, \ell_2}(i, j) \). Since \( \langle \rho', \text{loc}' \rangle \) and \( \langle \rho'_*, \text{loc}'_* \rangle \) agree on the interpretation of each symbol appearing in \( \varphi_{\ell_1, \ell_2}(i, j) \), we have \( \langle \rho', \text{loc}' \rangle \models \varphi_{\ell_1, \ell_2}(i, j) \), and we are done.

Having shown that \( H \) contains only basic Hoare triples, it remains to show condition (2): for every error trace \( \tau \in \mathcal{L}(P, \ell_{\text{err}}) \), \{true\} \( \tau \{ \text{false} \} \) belongs to the proof space generated by \( H \). We will prove this by exhibiting an emptiness certificate (Definition 5.3.16) for the predicate automaton \( \mathcal{A}(P, \ell_{\text{err}}) \cap \overline{\mathcal{A}(H)} \).
Recall that the vocabulary of $\mathcal{A}(P, \ell_{err}) \cap \overline{\mathcal{A}(H)}$ consists of the vocabulary of $\mathcal{A}(P, \ell_{err})$ along with the “negated” vocabulary of $\mathcal{A}(H)$. That is, the set of predicate symbols is

$$\text{Loc} \cup \{I, \text{err}\} \cup \{[\varphi_{\ell}] : \ell \in \text{Loc}\} \cup \{[\varphi_{\ell,\ell'}] : \ell, \ell' \in \text{Loc}\}.$$ 

For any $\ell \in \text{Loc}$ we use $\ell(i)$ as shorthand for

$$\bigvee \{\ell'(i) : \ell' \in \text{Loc} \land \ell \neq \ell'\}.$$ 

The following formula is such an emptiness certificate:

$$I \land \left( \exists i. \bigwedge_{\ell \in \text{Loc}} \ell(i) \lor [\varphi_{\ell}](i) \right)$$

$$\lor \left( \exists i, j. i \neq j \land \bigwedge_{\ell, \ell' \in \text{Loc} \times \text{Loc}} \ell(i) \lor \ell'(j) \lor [\varphi_{\ell,\ell'}](i, j) \right)$$

$$\lor (\text{err} \land [\text{false}])$$

The conditions of Definition 5.3.16 can easily be checked. The intuition behind this emptiness certificate comes from the observation that the negation of a forwards inductive invariant for a transition system (a formula that holds in the initial state, is preserved by the transition relation, and entails some property of interest) is a backwards inductive invariant (a formula that is entailed by the negation of the some property of interest, is preserved by the reversed transition relation, and which does not intersect the initial states).

5.5 Verification algorithm

In this section, we describe a simple software model checking algorithm based on proof spaces. The algorithm (Algorithm 7) follows the trace abstraction paradigm depicted in Figure 3.6.

The algorithm uses a sub-procedure $\text{proof-space}$ (Algorithm 6) to construct proof spaces from traces. Given a trace $\tau$ and a post-condition $\varphi$ such that $\{\text{true}\} \tau \{\varphi\}$ is valid, $\text{proof-space}(\tau, \varphi)$ computes a set of basic Hoare triples $H$ that generates a proof space $\mathcal{H}$ such that $\{\text{true}\} \tau \{\varphi\}$ belongs to $\mathcal{H}$. The algorithm is similar to the algorithm $\text{construct-idfg}$ for constructing iDFG proofs from a trace (Algorithm 3). And similarly to $\text{construct-idfg}$, $\text{proof-space}$ makes use of a sub-procedure $\text{Interpolate}$ that, given a trace $\tau$, a command $\langle \sigma : i \rangle$, and an assertion $\varphi$ such that the Hoare triple $\{\text{true}\} \tau \langle \sigma : i \rangle \{\varphi\}$ is valid, computes a set of intermediate assertions $\Psi$ such that both

$$\{\text{true}\} \tau' \{\bigwedge \Psi\} \land \{\bigwedge \Psi\} \langle \sigma : i \rangle \{\varphi\}$$

are valid Hoare triples. Since we require $\text{proof-space}$ to compute a set of basic Hoare triples (Definition 5.2.2) we additionally require that $\text{Interpolate}$ produce intermediate assertions in which only the local variables of relevant threads appear. Craig interpolation [Henzinger et al., 2004b, Craig, 1957] is a natural way to implement $\text{Interpolate}$ that guarantees this property. The $\text{proof-space}$ procedure essentially just propagates $\text{Interpolate}$ backwards across the trace, and collects the resulting basic Hoare triples.

Algorithm 7 takes as input a program $P$ and an error location $\ell_{err}$ and (if it terminates) returns either
Input: Non-empty trace $\tau$ and an assertion $\varphi$ such that $\{true\} \tau \{\varphi\}$ is valid
Output: A set of basic Hoare triples $H$ that generates a proof space containing $\{true\} \tau \{\varphi\}$

Let $\tau'(\sigma : 1) = \tau$;

$\Psi \leftarrow \text{Interpolate}(\tau', (\sigma : 1), \varphi)$;

$H \leftarrow \emptyset$;

for $\psi \in \Psi$ do

$H_\psi \leftarrow \text{proof-space}(\tau', \psi)$;

$H \leftarrow H \cup H_\psi$;

end

return $H$

Algorithm 6: proof-space($\tau, \varphi$)

a counter-example $\tau$ showing that $\ell_{err}$ is reachable or a basis $H$ of a proof space that proves that it is not.
The algorithm operates by repeatedly sampling error traces $\tau$ of $P$ for which $\{true\} \tau \{false\}$ is not in
the proof space generated by $H$. If $\tau$ is feasible then the program is incorrect and the counter-example $\tau$
is returned. Otherwise, we add the Hoare triples from $\text{proof-space}(\tau)$ to $H$. If we are unable to sample a
trace $\tau$ for which $\{true\} \tau \{false\}$ is not in the proof space generated by $H$, then $H$ is a basis for a proof
space that proves the correctness of $P$, and we return $H$. The high-level properties of this algorithm are
summarized in the following theorem.

Theorem 5.5.1. Algorithm 7 is sound and is complete for counter-examples: given a program $P$, if
Algorithm 7 returns Safe, then $\ell_{err}$ is unreachable; if $\ell_{err}$ is reachable, then Algorithm 7 returns a feasible
trace that reaches $\ell_{err}$.

Proof. Soundness follows from Theorem 3.3.1 and Theorem 5.3.11. Completeness follows from progress
(the same (possibly spurious) counter-example may not be considered twice), completeness of the empti-
ness check (Theorem 5.3.11), and the fact that Algorithm 5 is a breadth-first search, and therefore always
finds a trace in the language of a PA of minimal length.

$H \leftarrow \emptyset$;

while $(A(P, \ell_{err}) \cap \overline{A(H)}) \neq \emptyset$ do

Select $\tau$ from $A(P, \ell_{err}) \cap \overline{A(H)}$;

if $\tau$ is feasible then

return Counter-example $\tau$

else

$H \leftarrow H \cup \text{proof-space}(\tau)$

end

end

return Proof $H$

Algorithm 7: Verify($P, \ell_{err}$)

5.6 Related work

Unbounded parallelism and unbounded memory Thread modular reasoning has been applied
in the context of reasoning about unboundedly many infinite-state processes. Thread-modular rea-
soning sacrifices some proof-theoretic power (in particular, the ability to reason about correlated local
variables of different threads) to obtain more tractable reasoning. [Henzinger et al., 2003] uses a CEGAR approach to synthesize thread modular proofs, where the behaviour of a distinguished thread is approximated from above and the behaviour of environment threads is approximated from below. In [Henzinger et al., 2004a], Henzinger et al. develop a rich environment model for thread-modular reasoning that tracks a finite-state abstraction of each environment thread, using counter abstraction to cope with the fact that there are unbounded many threads. Like monadic proof spaces, [Henzinger et al., 2004a] is complete for reasoning about programs with finite-state threads (but can reason about infinite-state threads as well).

Indexed predicate abstraction allows predicates to have free (thread) variables (e.g., \(x(i) \geq 0\)), with the ultimate goal of computing an Ashcroft invariant (i.e., a universally quantified invariant) of a fixed quantifier depth. Admitting free thread variables allows indexed predicates to be combined “under the quantifier” and thus compute complex quantified invariants from simple components. In view of the symmetry closure condition of proof spaces, indexed predicates serve a similar function to our ground Hoare triples, and our use of inference rules shares the goal of [Lahiri and Bryant, 2007] to compute complex invariants from simple components. [Lahiri and Bryant, 2007] uses a theorem prover to reason about universal quantifiers and program data simultaneously, and determines an Ashcroft invariant for a program by computing the least fixed point in a finite abstract domain determined by a set of indexed predicates. Our technique does not require a theorem prover that supports universal quantifiers, and the predicate automata inclusion check algorithm replaces the abstract fixed point computation. The separation between reasoning about data and thread quantification provides a fresh perspective on what exactly makes reasoning about unbounded parallelism difficult, and enables us to state and prove results such as the decidability of the monadic case (i.e. Proposition 5.3.15), which has no obvious analogue in the setting of [Lahiri and Bryant, 2007].

Dual reference programs allow two types of predicates: single-thread predicates (mixed assertions in the terminology in [Donaldson et al., 2012]), which refer to globals and the locals of one thread, and inter-thread predicates, which refer to globals and the locals of two threads, where one thread is universally quantified (e.g., \(\forall j. x(i) < x(j)\)). Although dual reference programs are not necessarily well-structured transition systems, [Kaiser et al., 2014] shows that it is always possible to convert a dual reference program obtained from an asynchronous program via predicate abstraction to a well-structured transition system. An advantage of our technique is that it is complete for refutation, and that we are able to use standard techniques from sequential verification to compute refinement predicates, whereas it is less clear how to automatically generate their inter-thread predicates that are of the form \(\varphi(l, l_p)\), where \(l\) is the local variable of a distinct active thread, and \(l_p\) stand for a local variable of all passive threads (and therefore the predicates are universally quantified).

Model checking modulo theories (MCMT) is a general method for proving safety of array-based systems [Ghilardi et al., 2008], which generalize finite-state parameterized systems. The MCMT algorithm is a backwards analysis that uses ideas from well-structured transition systems to guarantee termination for a subclass of array-based systems (namely those that can be expressed in well-quasi ordered theories); this is similar in spirit to the proof checking algorithm presented in Section 5.3 and the covering relation defined in [Ghilardi et al., 2008] is strikingly similar to Definition 5.3.8. In [Alberti et al., 2012], MCMT is combined with interpolation-based abstraction, which in some practical cases terminates when the MCMT algorithm does not. Perhaps the most notable difference between the our approach and MCMT is that we separate the verification problem into two sub-problems: constructing a proof space, and
Unbounded Parallelism and Bounded Memory There has been a great deal of work in the area of automated verification of concurrent programs where the number of threads is unbounded but the threads are finite-state [Bouajjani et al., 2000, Pnueli et al., 2001, Namjoshi, 2007, Kaiser et al., 2010, La Torre et al., 2010]. In the setting of sequential programs, model checking algorithms for finite-state systems can be brought to bear on infinite state systems by using predicate abstraction to extract a finite-state model. In the setting of unbounded concurrency, predicate abstraction is not as straightforward: applying predicate abstraction to an asynchronous program with infinite-state threads generally does not yield an asynchronous program with finite-state threads. For example, consider a predicate $l < g$, where $l$ is a local variable of some thread and $g$ is a global variable. The truth of this predicate can be changed by any thread (not just the one to which $l$ belongs) by assigning to the global variable $g$. Since its truth can be changed by any thread, the predicate $l < g$ corresponds to a global variable. If there are infinitely many threads (and thus infinitely many copies of the local variable $l$), this means that there are infinitely many global variables, which is beyond the classical models of multi-threaded Boolean programs. This phenomenon is discussed in more detail in [Kaiser et al., 2014].

In [Abdulla et al., 2010], a border case between unbounded and bounded data is investigated where shared variables range over unbounded domain of naturals but the local states of processes are finite (i.e. local variables of threads range over finite domains).

Automata on infinite alphabets One of the main contributions of this chapter is a method for determining whether the language of error traces of some program $P$ violating some non-reachability property are included inside the language of correct traces proved infeasible by some regular proof space $H$. Classical automata-theoretic techniques cannot directly be applied because the alphabet of program commands is infinite. However, the automata theory community has developed generalizations of automata to infinite alphabets; the most relevant to our work is (alternating) register automata (ARA), which are closely related to predicate automata. Register automata were first introduced in [Kaminski and Francez, 1994]. Universality for register automata was shown to be undecidable in [Neven et al., 2004], which implies ARA emptiness is undecidable in the general case. However, the emptiness problem for ARA with 1 register (cf. monadic predicate automata) was proved to be decidable in [Demri and Lazić, 2009] by reduction to reachability for lossy counter machines, and a direct proof based on well-structured transition systems was later presented in [Figueira, 2012].

Proofs that count Counting proofs are another method for proving safety of programs with unboundedly many threads that is based on the trace abstraction paradigm [Farzan et al., 2014]. Counting proofs automatically synthesize auxiliary variables in complex counting arguments for parameterized protocols. These auxiliary counters are not expressible in proof spaces. On the other hand, proof spaces are capable of proving properties of programs that involve reasoning about infinite-domain local variables which is beyond abilities of counting proofs. It would be interesting to investigate whether the strengths of the counting proofs and proof spaces can be combined into a single framework.
Part IV

Epilogue
Chapter 6

Conclusion

6.1 Summary

This dissertation supports the thesis that tractable and precise algorithmic verification techniques can be built on a foundation that explicitly represents parallelism. We address the explosion in the number of behaviours caused by scheduler non-determinism in the interleaving model of concurrency. Our research advances the state-of-the-art in both static analysis and software model checking by demonstrating how the parallel proofs for parallel programs approach can be applied to each discipline.

In Chapter 3, we show how data flow graphs can be used for static analysis of programs with an unbounded number of threads. Data flow graphs are an alternative to the classical control flow graph representation of programs that dominates static analysis. While control flow graphs represent the evolution of a program’s control state from one instant to the next, data flow graphs represent causally ordered flow of information. Using data flow graphs for invariant generation separates the problem into two: generating a data flow model of the program in question, and generating invariants from the data flow model. Chapter 3 develops a novel algorithm for solving the former problem and shows how existing techniques can be adapted to solve the latter. The approach has been implemented in the static analyzer DUET and used to prove properties of Linux device drivers. Tractability and precision are demonstrated experimentally: DUET is shown to be able to verify array bounds and integer overflow properties of Linux device drivers and to out-perform existing techniques for verification of Boolean programs with infinitely many threads.

The static analysis presented in Chapter 3 is terminating, but may suffer from false alarms. In Chapter 4, we bring data flow graphs to bear on the problem of software model checking. We present inductive data flow graphs (iDFGs), a proof system for concurrent programs with finitely many threads. Where data flow graphs are a truly concurrent model of programs, inductive data flow graphs are a truly concurrent model of proofs. We show how inductive data flow graphs can be used for software model checking following the trace abstraction paradigm. We demonstrate tractability and precision of the approach analytically, with a theorem (Theorem 4.4.6) demonstrating that iDFGs are a relatively complete proof system and moreover that iDFG proofs are succinct.

Chapter 5 describes proof spaces, a system for proving non-reachability properties of concurrent programs with an arbitrary number of threads. Proof spaces can be seen as a generalization of inductive data flow graphs from a finite to an arbitrary set of threads. Data flow graphs (and inductive data flow
graphs) are graphical models that represent parallelism with bifurcating edges. Proof spaces represent parallelism more abstractly, using the CONJUNCTION rule of Hoare logic. Inductive data flow graphs are built on the foundation of classical automata theory, which breaks down in the setting of unbounded concurrency (which requires infinite-state automata accepting languages over an infinite alphabet). We define predicate automata, an infinite-state, infinite-alphabet generalization of alternating finite automata (interesting in their own right), and show how proof checking can be reduced to predicate automata emptiness. We show that predicate automata emptiness is undecidable in general but is decidable for interesting sub-classes of predicate automata that correspond to “weakly-coupled” proofs. As with iDFGs, tractability and precision of proof spaces is proved analytically. The succinctness results of inductive data flow graphs carry over to proof spaces, and Theorem 5.4.2 shows that proof spaces are complete relative to inductive invariants with thread quantification and control predicates.

The interleaving model of concurrency simplifies the theory of concurrent systems, but also makes automated reasoning intractable. The work in this dissertation has been in showing how true concurrency can be supported in proof systems for automated reasoning about concurrency systems.

6.2 Retrospective

There are three distinct but related techniques described in this dissertation: data flow graphs, inductive data flow graphs, and proof spaces. All three approach the same problem of how to effectively reason about multi-threaded software? Naturally one might ask about the relative strengths of each.

Data flow graphs are capable of capturing information about simple synchronization patterns such as locking. A strength of the data flow graph approach is that this capability arises naturally from the fact that synchronization prevents data flows, rather than specialized heuristics for reasoning about locks. On the other hand, specialized heuristics for known synchronization primitives are likely to be effective in practice. A limitation of the static analysis technique presented in Part II is that it is poorly suited to reasoning about intricate interaction between threads. In particular, since the analysis is limited to generating thread state invariants, it cannot be used to infer relationships between local variables of different threads (such as the property that threads are assigned non-overlapping blocks of tasks in the thread pooling example in Figure 5.1a).

Inductive data flow graphs and proof spaces, on the other hand, are highly capable of reasoning about complex thread interactions. This perhaps the greatest strength of the parallel proofs approach over thread-modular techniques, which dominate the literature on formal methods for concurrency. Inductive data flow graphs and proof spaces can exploit thread modularity when it exists (Section 4.4) but are not burdened by the requirement of encoding non-modular arguments into modular proofs. The capacity for reasoning about complex thread interactions comes at the price of scalability. The static analysis presented in Part II runs in polynomial time, while the software model checking algorithms in Part III are not guaranteed to terminate. Moreover, Part III makes use of computationally complex sub-procedures, such as emptiness checking for alternating finite automata and Craig interpolation.

A reasonable rule of thumb is that data flow graphs are best for proving simple properties of large code bases, and inductive data flow graphs and proof spaces are best for proving complex properties of small programs.
Chapter 7

Future work

My research addresses some of the challenges of reasoning about concurrent software, and it also suggests a number of directions for future work. This section catalogues a few of these.

**Relaxed-memory concurrency** The focus of this dissertation is on alleviating the combinatorial explosion in program behaviours incurred by the interleaving model of concurrency. However, identifying behaviours of concurrent systems with interleaved executions of threads is not just inefficient, in some cases it is wrong. Programs are typically executed on machines with per-processor caches that do not maintain global consistency. As a result, concurrent systems exhibit phenomena that cannot be attributed to any interleaved execution. A classical example is the following program:

```
global x, y
local r1, r2
initially x = 0 ∧ y = 0

Thread 1:
x := 1
r1 := y

Thread 2:
y := 1
r2 := x
```

Figure 7.1: A program intended for execution on a relaxed memory model.

Any interleaved execution of this program ends in a state where \texttt{r1} is 1 or \texttt{r2} is 1 (or both). However, it is possible for both \texttt{r1} and \texttt{r2} to be 0 after executing this program on most contemporary multiprocessors, since \texttt{r1 := y} and \texttt{r2 := x} may read stale values of \texttt{y} and \texttt{x} from their caches.

The static analysis and software model checking techniques presented in this dissertation assume sequential consistency, which is unsound for verification if the program is intended to be executed on relaxed-memory hardware. However, there is potential to extend these techniques to relaxed memory models. The static analysis presented in Chapter 3 is particularly promising in this regard, because data flow graphs have a natural capacity to represent sequentially inconsistent behaviour. For example, a data flow graph for the program above is pictured in Figure 7.2: note that \(\ell_1\) has two incoming edges labelled with \texttt{y}; one from the assignment \texttt{y := 1} and one from the initial state. DUET, the tool that implements the invariant generation technique in Chapter 3 already has limited support for weak memory models (enabled by the \texttt{-weak} command line flag). However, this support extends only to non-relational analyses on data flow graphs. An interesting direction for future research is to develop techniques for generating
Efficient implementation of proof spaces  Part III gives simple proof-of-concept algorithms for automating inductive data flow graphs and proof spaces. However, these algorithms are not implemented – their effectiveness is proved analytically (Theorem 4.4.6) rather than experimentally. There are two interesting problems that remain to be solved for these techniques to be practical: construction of proof spaces from traces, and emptiness checking for predicate automata.

The procedure for constructing proof spaces from traces given in Algorithm 6 is heavily dependent on the Interpolate procedure for constructing intermediate assertions. In theory, it is straightforward to implement Interpolate on top of existing procedures for Craig interpolation [Henzinger et al., 2004b, McMillan, 2005, Rybalchenko and Sofronie-Stokkermans, 2007, Albarghouthi and McMillan, 2013]. In practice, the design of this procedure is crucial to the success of proof generalization, and specialized procedures that take concurrency into account for the construction of intermediate assertions must be designed. One interesting research direction is to experiment with using Horn clause verifiers to generate proof spaces from traces. In particular, it is straightforward to design a system of Horn clauses whose solution yields a proof space that uses only assertions over the globals and locals of one thread. Such proofs correspond to monadic proof spaces, guaranteeing the success of our algorithm for predicate automata emptiness (Proposition 5.3.15).

In Section 5.3, we develop a proof-of-concept (semi-)algorithm for solving the emptiness problem for predicate automata. The algorithm is a search procedure that attempts to find an accepting configuration that is reachable from an initial configuration. It uses a covering relation to prune the search space, removing a configuration from the search space when it is found to be covered by another configuration. Checking whether one configuration covers another is efficient (polynomial time) for monadic predicate automata, but the general problem is NP-complete (by reduction from the graph homomorphism problem). An efficient data structure for storing sets of PA configurations that makes covering queries efficient is likely to be crucial to the practical success of the proof space technique. Another interesting direction

Figure 7.2: A DFG representation of the program in Figure 7.1.

Support for richer programming languages While the PLIP programming language already exposes some difficult challenges for static analysis and software memory checking (notably, shared memory concurrency, unbounded threads, and ad-hoc synchronization), it is still very much a toy programming language. There are two particularly notable features that PLIP lacks: (recursive) procedures and dynamically allocated memory.

DUET, the tool implementing the analysis from Chapter 3, inlines procedures and uses a simple flow-insensitive pointer analysis to resolve aliasing queries. It is straight-forward to extend DUET to handle recursive procedures in a context-insensitive manner, but context sensitivity is an interesting challenge. Reasoning about the contents of the heap is a problem for which data flow graphs offer an interesting perspective. One of the difficulties in reasoning about the heap is that typical abstract domains represent sets of states by finite-dimensional geometrical objects, with one dimension for each program variable. In the setting of dynamically allocated memory, the challenge is that the heap is unbounded, so there are potentially infinitely many dimensions. Data flow graphs can help solve this problem by representing only information about the dimensions that are relevant at each program point.

The software model checking techniques presented in Chapter 4 and Chapter 5 have no support for reasoning about procedures or the heap. Towards reasoning about the heap, an interesting direction is to adapt proof spaces to use separation logic [O’Hearn et al., 2001, Reynolds, 2002] as a base logic rather than first-order logic. Separation logic is a non-classical logic for reasoning about (un)shared resources on the heap. The natural separation logic analogue of the conjunction rule of Hoare logic is the FRAME rule:

\[
\frac{\{\varphi\} \tau \{\varphi'\}}{\{\varphi * \psi\} \tau \{\varphi' * \psi\} \mod(\tau) \cap \text{fv}(\psi) = 0}
\]

(where \(\mod(\tau)\) is the set of variables modified along \(\tau\) and \(\varphi * \psi\) asserts that the heap can be divided into two disjoint parts, with one part satisfying \(\varphi\) and the other \(\psi\)). One might consider a variation of proof spaces in which conjunction is replaced by the frame rule. This raises the challenge of supporting the frame rule in predicate automata, or finding a new class of automaton where the frame rule is naturally encoded. [Albargouthi et al., 2015] gives an algorithm for spatial interpolation that may prove useful for constructing proof spaces from traces.

The difficulty of analyzing recursive concurrent programs is well-known [Ramalingam, 2000]. In the context of trace abstraction, this difficulty manifests as the problem of developing a class of automaton that can represent both parallelism and recursive behaviour. One potential way forward that avoids this problem is to first treat function calls as atomic actions to generate specifications for them, and then in a separate step verify that functions satisfy their specifications even under interference with other threads. This points to a natural question of whether proof spaces can be used to verify atomicity specifications.

Liveness This dissertation addresses automated verification and refutation of non-reachability properties of concurrent systems. That is, our techniques are designed to prove that a multi-threaded program program never does something bad. Correct operation of concurrent programs additionally requires that
they satisfy liveness properties: the program eventually does something good. The problem of verifying liveness properties of programs with unboundedly many infinite-state threads has not been explored in great depth. Well-founded proof spaces are a first step in this direction [Farzan et al., 2016]. Well-founded proof spaces extend proof spaces with ranking functions, enabling them to prove termination as well as safety. The proof checking problem for well-founded proof spaces can be reduced to an inclusion problem between quantified predicate automata, an extension of predicate automata with quantifiers over thread identifiers. Well-founded proof spaces are a theoretical foundation for proving liveness, but there is a great deal left to explore towards using them for practical software model checking.
Bibliography


Index

abstract interpretation, 21, 29
alternating finite automaton, 46, 69
Ashcroft proof, 87
Ashcroft/Manna proof, 35, 49

command, 10
control location, 10
Craig interpolation, 54, 89
data flow graph, 19, 36
complete, 57
embedding, 55
reduced, 57

emptiness certificate, 83
false alarm, 3, 34
Hoare triple, 12
basic, 65
valid, 12

inductive data flow graph, 43
invariant, 11

localized proof, 51

Minsky machine, 79
model checking, 40, 58, 91

Owicki/Gries proof, 4, 35, 49, 60

partial order reduction, 58
predicate automaton, 70
monadic, 81
program, 9
state, 10
proof space, 64
regular, 65

Rely/Guarantee proof, 4, 36, 60
software model checking, 3, 38
static analysis, 3, 15

thread identifier, 10
thread modular proof, 4, 35, 49, 60, 90
thread store, 11
thread-state invariant, 23
trace, 10
error, 39
feasible, 10
infeasible, 11
program, 11

trace abstraction, 6, 39, 59, 89
transition formula, 12

witness, 20