T-Space at The University of Toronto Libraries >
School of Graduate Studies - Theses >
Please use this identifier to cite or link to this item:
|Title: ||A 1Mbps 0.18μm CMOS Soft-output Decoder for Product Turbo Codes|
|Authors: ||Bade, Peter|
|Advisor: ||Gulak, P. Glenn|
|Department: ||Electrical and Computer Engineering|
|Keywords: ||error correcting code|
product turbo decoder
|Issue Date: ||30-Jul-2009|
|Abstract: ||A product turbo code (PTC) decoder application specific integrated circuit (ASIC) is designed in 0.18μm 1P6M CMOS with embedded SRAM. From simulation, an operating frequency of 73.1 MHz at typical conditions is obtained, yielding a throughput of 3.8 Mbps with 4 decoding iterations, while consuming 103.4 mW. The total area is 5.13 mm2. Assuming the ASIC would be used as a hard macro, the area could be reduced to 1.7 mm2. The ASIC was tested at 20 MHz under typical conditions, which resulted in a throughput of 1.0 Mbps at 1.8V supply while consuming 36.6 mW.
By making a slight modification, this design can be easily scaled to support IEEE 802.16d WiMAX. Allow for this, and moving to a 45nm process an estimated throughput of 9.44 Mbps with 4 iterations can be obtained. Total macro area would be approximately 0.11 mm2.|
|Appears in Collections:||Master|
The Edward S. Rogers Sr. Department of Electrical & Computer Engineering - Master theses
This item is licensed under a Creative Commons License
Items in T-Space are protected by copyright, with all rights reserved, unless otherwise indicated.