test Browse by Author Names Browse by Titles of Works Browse by Subjects of Works Browse by Issue Dates of Works

Advanced Search
& Collections
Issue Date   
Sign on to:   
Receive email
My Account
authorized users
Edit Profile   
About T-Space   

T-Space at The University of Toronto Libraries >
School of Graduate Studies - Theses >
Master >

Please use this identifier to cite or link to this item: http://hdl.handle.net/1807/25504

Title: An FPGA-based Accelerator Platform for Network-on-chip Simulation
Authors: Wang, Danyao
Advisor: Steffan, J. Gregory
Enright Jerger, Natalie
Department: Electrical and Computer Engineering
Keywords: network-on-chip
computer arhictecture
Issue Date: 30-Dec-2010
Abstract: The increased demand for on-chip communication bandwidth as a result of the multi-core trend has made packet-switched networks-on-chip (NoCs) a more compelling choice for the communication backbone in next-generation systems. NoC designs are sensitive to many design parameters—hence the study of new NoCs can be time-intensive. We propose DART, a fast and flexible FPGA-based NoC simulation architecture. Rather than laying the NoC out directly on the FPGA like previous approaches, DART virtualizes the NoC by mapping its components to a generic NoC simulation engine. This approach has two main advantages: (i) since it is virtualized it can simulate any NoC; and (ii) any NoC can be mapped to the engine without the time-consuming process of rebuilding the FPGA design. We demonstrate that an implementation of DART on a Virtex-II Pro FPGA achieves over 100x speedup over the cycle-based software simulator Booksim, while maintaining the same level of simulation accuracy.
URI: http://hdl.handle.net/1807/25504
Appears in Collections:Master
The Edward S. Rogers Sr. Department of Electrical & Computer Engineering - Master theses

Files in This Item:

File Description SizeFormat
Wang_Danyao_201011_MASc_thesis.pdf776.92 kBAdobe PDF

Items in T-Space are protected by copyright, with all rights reserved, unless otherwise indicated.